

# VPC3+S User Manual

**Revision 1.07** 



#### **Liability Exclusion**

We have tested the contents of this document regarding agreement with the hardware and software described. Nevertheless, there may be deviations and we do not guarantee complete agreement. The data in the document is tested periodically, however. Required corrections are included in subsequent versions. We gratefully accept suggestions for improvements.

#### Copyright

Copyright © profichip GmbH 2009-2012. All Rights Reserved. Unless permission has been expressly granted, passing on this document or copying it, or using and sharing its content are not allowed. Offenders will be held liable. All rights reserved, in the event a patent is granted or a utility model or design is registered.

This document is subject to technical changes.

1	Introduction						
2	Fur	nctional Description	7				
	2.1	Overview	7				
3	Pin	Description	9				
	3.1 3.2	Pinout         Pin Assignment (Overview)	9 11 13 14 15 16 17				
4	Me	mory Organization	19				
	4.1 4.2 4.3	Overview Control Parameters (Latches/Registers) Organizational Parameters (RAM)	21				
5	ASI	IC Interface	25				
	5.1	Mode Registers5.1.1Mode Register 05.1.2Mode Register 15.1.3Mode Register 25.1.4Mode Register 3	25 27 29 31				
	5.2 5.3	Status Register Interrupt Controller 5.3.1 Interrupt Request Register	34 35				
	5.4	<ul> <li>5.3.2 Interrupt Acknowledge / Mask Register</li> <li>Watchdog Timer</li> <li>5.4.1 Automatic Baud Rate Identification</li> <li>5.4.2 Baud Rate Monitoring</li> <li>5.4.3 Response Time Monitoring</li> </ul>	38 39 39				
6	PR	OFIBUS DP Interface	41				
	6.1 6.2	DP Buffer Structure Description of the DP Services 6.2.1 Set_Slave_Add (SAP 55) 6.2.2 Set _Prm (SAP 61) 6.2.3 Chk_Cfg (SAP 62) 6.2.4 Slave_Diag (SAP 60) 6.2.5 Write_Read_Data / Data_Exchange (Default_SAP) 6.2.6 Global_Control (SAP 58) 6.2.7 RD_Input (SAP 56) 6.2.8 RD_Output (SAP 57) 6.2.9 Get_Cfg (SAP 59)	44 45 49 50 52 56 57 57				

7	PR	OFIBUS DP Extensions	59
	7.1	Set_(Ext_)Prm (SAP 53 / SAP 61)	
	7.2	PROFIBUS DP-V1	
		7.2.1 Acyclic Communication Relationships	
	7.3	7.2.2 Diagnosis Model PROFIBUS DP-V2	
	1.5	7.3.1 DXB (Data eXchange Broadcast)	
		7.3.2 IsoM (Isochronous Mode)	
		7.3.2.1 IsoM-PLL	
		7.3.3 CS (Clock Synchronization)	80
8	Har	dware Interface	87
	8.1	Universal Processor Bus Interface	87
		8.1.1 Overview	87
		8.1.2 Parallel Interface Modes	
		8.1.3 SPI Interface Mode	
		8.1.4 I2C Interface Mode	
		<ul><li>8.1.5 Application Examples (Principles)</li><li>8.1.6 Application with 80C32 (2K Byte RAM Mode)</li></ul>	
		8.1.7 Application with 80C32 (2K Byte RAM Mode)	
		8.1.8 Application with 80C165	
	8.2	Dual Port RAM Controller	
	8.3	UART	
	8.4	ASIC Test	108
9	PR	OFIBUS Interface	109
	9.1	Pin Assignment	109
	9.2	Example for the RS485 Interface	110
10	Оре	erational Specifications	111
	10.1	Absolute Maximum Ratings	111
		Recommended Operating Conditions	
		General DC Characteristics	
		Ratings for the Output Drivers	
		DC Electrical Characteristics	
	10.6	Timing Characteristics 10.6.1 System Bus Interface	
		10.6.2 Timing in the Synchronous Intel Mode	
		10.6.3 Timing in the Asynchronous Intel Mode	
		10.6.4 Timing in the Synchronous Motorola Mode	
		10.6.5 Timing in the Asynchronous Motorola Mode	
		10.6.6 Timing in SPI Interface Mode	
	10 7	10.6.7 Timing in I2C Interface Mode	
	10.7	Package Specifications 10.7.1 LFBGA48	120
		10.7.1 LI DGA48	
	10.8	Processing Instructions	
		Ordering Information	
Re	visi	on History	131

Profichip's **VPC3+S** is a communication chip with 8-Bit parallel processor interface for intelligent PROFIBUS DP-Slave applications. Alternatively an SPI or  $I^2C$  interface can be used to communicate with the chip.

The VPC3+S handles the message and address identification, the data security sequences and the protocol processing for PROFIBUS DP. In addition the acyclic communication and alarm messages, described in DP-V1 extension, are supported. Furthermore the slave-to-slave communication Data eXchange Broadcast (DXB) and the Isochronous Bus Mode (IsoM), described in DP-V2 extension, are also provided. For high-precision synchronized motion control applications the chip is equipped with an HW-PLL for IsoM.

Automatic recognition and support of data transmissions rates up to 12 Mbit/s, the integration of the complete PROFIBUS DP protocol, 4K Byte communication RAM and the configurable processor interface are features to create high-performance PROFIBUS DP-Slave applications. The device is to be operated with 3.3V single supply voltage. All inputs are 5V tolerant.

Profichip's **VPC3+S** is another member of profichip's successful VPC3+ family. It is software compatible to other VPC3+ series devices however it offers some unique features like serial processor interfaces, IsoM-PLL and a very small package.

As there are also simple devices in the automation engineering area, such as switches or thermo elements, that do not require a microcontroller for data preprocessing, profichip offers a DP-Slave ASIC with 32 direct input/output bits. The **VPCLS2** handles the entire data traffic independently. No additional microprocessor or firmware is necessary. The VPCLS2 is compatible to existing chips.

Further information about our products or current and future projects is available on our web page: <u>http://www.profichip.com</u>.

Notes:

#### 2.1 Overview

The VPC3+S makes a cost optimized design of intelligent PROFIBUS DP-Slave applications possible.

Due to the very flexible processor interface the VPC3+S supports a broad range of processor types and families. Please check the corresponding chapters of this manual for details. Here are just some common examples:

Intel:	80C31, 80C51, 80X86 and their derivates
Siemens:	80C166/165/167
Motorola:	HC11-, HC16-, and HC916 types
ARM:	all ARM derivates with parallel, SPI or I <sup>2</sup> C interface

The VPC3+S handles the physical layer 1 and the data link layer 2 of the ISO/OSI-reference-model excluding the analog RS485 drivers.

The **integrated 4K Byte Dual-Port-RAM** serves as an interface between the VPC3+S and the software/application. In case of using 2K Byte the entire memory is divided into 256 segments, with 8 bytes each. Otherwise in the 4K Byte mode the segment base addresses starts at multiple of 16. Addressing by the user is done directly; however, the internal Micro Sequencer (MS) addresses the RAM by means of the so-called basepointer. The base-pointer can be positioned at the beginning of a segment in the memory. Therefore, all buffers must be located at the beginning of a segment.

If the VPC3+S carries out a DP communication it automatically sets up all DP-SAPs. The various telegram information is made available to the user in separate data buffers (for example, parameter and configuration data). Three buffers are provided for data communication (three for output data and three for input data). As one buffer is always available for communication no resource problems can occur. For optimal diagnosis support, the VPC3+S offers two Diagnosis-Buffers. The user enters the updated diagnosis data into these buffers. One Diagnosis-Buffer is always assigned to the VPC3+S.

The **Bus Interface Unit** is a parameterizable synchronous/asynchronous 8bit parallel interface for various Intel and Motorola microcontrollers/processors. The user can directly access the internal 2K/4K Byte RAM or the parameter latches and control registers via the 11/12-bit address bus. Alternatively serial standard protocols like SPI or I<sup>2</sup>C can be used to access the VPC3+S.

Procedure-specific parameters (Station\_Address, control bits, etc.) must be transferred to the **Parameter Registers** and to the **Mode Registers** after power-on.

The MAC status can be observed at any time in the Status Register.

Various events (e.g. various indications, error events, etc.) are entered in the **Interrupt Controller**. These events can be individually enabled via a mask register. Acknowledgement takes place by means of the acknowledge register. The VPC3+S has a common interrupt output.

The integrated **Watchdog Timer** is operated in three different states: BAUD\_SEARCH, BAUD\_CONTROL and DP\_CONTROL.

The **Micro Sequencer** (MS) controls the entire process. It contains the DP-Slave state machine (DP\_SM).

The integrated **4K Byte RAM** that operates as a Dual-Port-RAM contains procedure-specific parameters (buffer pointer, buffer lengths, Station\_Address, etc.) and the data buffers.

In the **UART**, the parallel data flow is converted into the serial data flow and vice-versa. The VPC3+S is capable of automatically identifying the baud rates (9.6 Kbit/s - 12 Mbit/s).

The Idle Timer directly controls the bus times on the serial bus line.

The **IsoM-PLL** provides high-precision synchronization mechanisms as defined in the PROFIBUS DPV2 protocol extension.

## 3.1 Pinout

The VPC3+S is available in two package versions: LFBGA48 or LQFP48. Several pins are sharing different functions. Which pin function actually applies depends on the interface mode selected by the configuration pins. Four parallel interface modes as well as I2C and SPI mode with configurable clock phase and clock polarity are supported. Please see the following chapters for details.




Figure 3-1: VPC3+S LFBGA48 Pinout (TOP VIEW)

## **3 Pin Description**




Figure 3-2: VPC3+S LQFP48 Pinout (TOP VIEW)

Details about package outlines and dimensions are listed in section 10.7.

## 3.2 Pin Assignment (Overview)

Ball BGA	Pin QFP	Signal Name	In/Out	Description	Source / Destination	
A1	48	AB8	I(S)	Address Bus 8	CPU	
	40	SPI_SCK / I2C_SCK	1(3)	SPI: Serial Clock / I2C: Serial Clock	CFU	
A2	47	XREADY / XDTACK	I(S)/O	READY / DTACK for external CPU	CPU	
AZ	47	SPI_MISO / I2C_SDA	1(3)/0	SPI: Master-In-Slave-Out / I2C: Serial Data		
A3	7	GND				
A4	6	VCC				
A5	38	AB3	- 1	Address Bus 3	CPU	
73	50	I2C_SA3	1	I2C: Slave Address 3	Configuration Pin	
A6	37	AB2	- 1	Address Bus 2	CPU	
AU	57	I2C_SA2	I	I2C: Slave Address 2	Configuration Pin	
B1	1	AB7	I(S)	Address Bus 7	CPU	
ы	1	SPI_MOSI	1(3)	SPI: Master-Out-Slave-In	Configuration Pin	
B2	46	AB5	- 1	Address Bus 5	CPU	
DZ	40	I2C_SA5	1	I2C: Slave Address 5	Configuration Pin	
B3	44	44 AB9 SPI_CPHA	AB9		Address Bus 9	CPU
53	44			SPI: Clock Phase	Configuration Pin	
D4	44	AB4	- 1	Address Bus 4	CPU	
D4	34 41	I2C_SA4		I2C: Slave Address 4	Configuration Pin	
B5	39	AB1	- 1	Address Bus 1	CPU	
55	39	I2C_SA1	I	I2C: Slave Address 1	Configuration Pin	
B6	36	AB0	- 1	Address Bus 0	CPU	
ВО	30	I2C_SA0		I2C: Slave Address 0	Configuration Pin	
C1	3	XCS / AB11		Chip-Select / Address Bus 11	CPU	
01	5	SPI_XSS		SPI: Slave-Select	CFU	
C2	2	AB10	- 1	Address Bus 10	CPU	
02	2	SPI_CPOL	1	SPI: Clock Polarity	Configuration Pin	
C3	45	AB6	- 1	Address Bus 6	CPU	
05	40	I2C_SA6	1	I2C: Slave Address 6	Configuration Pin	
C4	40	SYNC	0	Synchronization Pulse	CPU / Motion Control	
C5	35	ALE / AS / AB11	I	Address Latch Enable / Address Strobe / Address Bus 11	CPU	
C6	34	XRD / R_W	I	Read / Read-Write	CPU	
D1	18	VCC				
D2	5	XTEST0	I	Test Pin 0 (to be connected to VCC)	Test Pin	
D3	4	DIVIDER	I	Divider setting for CLKOUT: '0': 12 MHz '1': 24 MHz	Configuration Pin	
D4	33	MODE	I	<ul> <li>'0': Asynchronous Mode (Parallel Interface Mode)</li> <li>'1': Synchronous Mode (Parallel Interface Mode)</li> <li>'0': SPI (Serial Interface Mode)</li> <li>'1': I2C (Serial Interface Mode)</li> </ul>	Configuration Pin	

## 3 Pin Description

Ball BGA	Pin QFP	Signal Name	In/Out	Description	Source / Destination
D5	32	XWR / E_CLOCK / AB11	Ι	Write / E-Clock (Motorola) / Address Bus 11	CPU
D6	19	GND			
E1	31	GND			
E2	8	CLKOUT	0	Clock Output (12 MHz or 24 MHz)	CPU / System
E3	9	SERMODE	I	'0': Parallel Interface '1': Serial Interface (SPI or I2C)	Configuration Pin
E4	28	MOT/XINT	I	'0': Parallel Interface Intel Format '1': Parallel Interface Motorola Format	Configuration Pin
E5	29	XTEST1	I	Test Pin 1 (to be connected to VCC)	Test Pin
E6	30	VCC			
F1	10	CLK	I(S)	System Clock (48 MHz)	System
F2	11	XDATAEXCH	0	Indicates state 'Data-Exchange' for PROFIBUS DP	LED
F3	16	XCTS	I	Clear-To-Send (for FSK-Modem)	PB-Interface
F4	21	DB2	ю	Data Bus 2	CPU
F5	26	DB0	ю	Data Bus 0	CPU
F6	27	DB1	ю	Data Bus 1	CPU
G1	12	RESET	I(S)	Master-Reset (connect to port pin of CPU)	CPU
G2	15	RXD	I	Receive Data	PB-Interface
G3	17	INT	0	Interrupt	CPU / IRQ Controller
G4	20	DB7	IO	Data Bus 7	CPU
G5	22	DB4	IO	Data Bus 4	CPU
G6	25	DB3	IO	Data Bus 3	CPU
H1	13	TXD	0	Transmit Data (external pull-up resistor required)	PB-Interface
H2	14	RTS	0	Request-To-Send	PB-Interface
H3	42	VCC			
H4	43	GND			
H5	23	DB6	ю	Data Bus 6	CPU
H6	24	DB5	ю	Data Bus 7	CPU

#### Figure 3-3: Pin Assignment

**Notes:** All signals beginning with 'X' are LOW active.

VCC = +3.3 V GND = 0 V

The assignment of AB11 depends on the parallel interface mode selected.

All unused inputs must be connected to GND.

#### Input Levels:

1:	LVTTL
I (S) :	LVTTL, Schmitt-Trigger

The following chapters are describing the different processor interface modes supported by the VPC3+S. For every interface mode the settings of the configuration pins and the signals necessary to communicate with the microcontroller are listed. Common signals for all interface types (like clock divider, interrupt and PROFIBUS interface signals) are not explicitly listed in this overview.

#### 3.2.1 Asynchronous Intel Mode

In Asynchronous Intel Mode the data and address busses are separate (non-multiplexed). Address line 11 is to be connected to pin BGA\_C5/ QFP\_35 of the VPC3+S.

Ball BGA	Pin QFP	Signal Name	In/Out	Description	Connect to
E3	9	SERMODE	I	'0': Parallel Interface	GND
E4	28	MOT/XINT	I	'0': Intel Format	GND
D4	33	MODE	Ι	'0': Asynchronous Interface Mode	GND
C5	35	AB11	I	Address Lines Bit 11	CPU Address Bus 11
C2	2	AB10	I		
B3	44	AB9	I		
A1	48	AB8	I(S)		
B1	1	AB7	I(S)		
C3	45	AB6	Ι		
B2	46	AB5	-	Address Lines Bits [10:0]	CPU Address Bus [10:0]
B4	41	AB4	Ι		
A5	38	AB3	-		
A6	37	AB2	-		
B5	39	AB1	Ι		
B6	36	AB0	-		
G4	20	DB7	IO		
H5	23	DB6	ю		
H6	24	DB5	ю		
G5	22	DB4	IO		CDU Data Dua [7:0]
G6	25	DB3	ю	Data Bus [7:0]	CPU Data Bus [7:0]
F4	21	DB2	10		
F6	27	DB1	ю		
F5	26	DB0	10		
C1	3	XCS	Ι	Chip-Select Signal (active low)	CPU Chip-Select
D5	32	XWR	Ι	Write Signal (active low)	CPU Write
C6	34	XRD	Ι	Read Signal (active low)	CPU Read

XREADY mechanism is supported.

Figure 3-4: Interface Configuration: Asynchronous Intel Mode

#### 3.2.2 Synchronous Intel Mode

In Synchronous Intel Mode the lower 8 bits of the address lines are multiplexed with the 8 bit data bus DB[7:0]. The upper address lines (bits 10 to 8) need to be connected to the AB[2:0] inputs of the VPC3+S. Address line 11 is to be connected to pin BGA\_C1/QFP\_3 of the VPC3+S.

Ball BGA	Pin QFP	Signal Name	In/Out	Description	Connect to
E3	9	SERMODE	I	'0': Parallel Interface	GND
E4	28	MOT/XINT	I	'0': Intel Format	GND
D4	33	MODE	I	'1': Synchronous Interface Mode	VCC
C1	3	AB11	I	Address Bit 11	CPU Address Bus 11
A6	37	AB2	I	Address Bit 10	CPU Address Bus 10
B5	39	AB1	Ι	Address Bit 9	CPU Address Bus 9
B6	36	AB0	I	Address Bit 8	CPU Address Bus 8
G4	20	DB7	10		
H5	23	DB6	IO		
H6	24	DB5	10	Dete Pue [7:0]	CPU Data/Address
G5	22	DB4	IO		Bus [7:0]
G6	25	DB3	10		
F4	21	DB2	10		
F6	27	DB1	10		
F5	26	DB0	10		
C2	2	AB10	I		
B3	44	AB9	I		Use one (inverted)
A1	48	AB8	I(S)	In Supervision intel Made these inputs are used to	CPU Address Line for
B1	1	AB7	I(S)	In Synchronous Intel Mode these inputs are used to generate the internal Chip-Select signal.	generating the VPC3+S Chip-Select
C3	45	AB6	I	Chip-Select is active if all inputs are '0'.	signal.
B2	46	AB5	I	Chip-Select is active if an inputs are 0.	Connect all other
B4	41	AB4	I		inputs to GND.
A5	38	AB3	I		
C5	35	ALE	I	Address Latch Enable The lower address bits [7:0] are latched with the falling edge of ALE	CPU ALE
D5	32	XWR	Ι	Write Signal (active low)	CPU Write
C6	34	XRD	I	Read Signal (active low)	CPU Read

XREADY mechanism is not supported in this interface mode.

Figure 3-5: Interface Configuration: Synchronous Intel Mode

### 3.2.3 Asynchronous Motorola Mode

In Asynchronous Motorola Mode the data and address busses are separate (non-multiplexed). When using HC11 types with a multiplexed bus the address signals AB[7:0] must be generated from the DB[7:0] signals externally. Address line 11 is to be connected to pin BGA\_D5/QFP32 of the VPC3+S.

Ball Pin Connect to Signal Name In/Out Description QFP BGA SERMODE GND E3 L '0': Parallel Interface 9 MOT/XINT vcc E4 28 L '1': Motorola Format D4 33 MODE L '0': Asynchronous Interface Mode GND I Address Lines Bit 11 CPU Address Bus 11 D5 AB11 32 AB10 I C2 2 B3 44 AB9 L AB8 I(S) A1 48 B1 1 AB7 I(S) СЗ 45 AB6 L CPU B2 46 AB5 Т Address Lines Bits [10:0] Address Bus [10:0] Β4 41 AB4 L AB3 I A5 38 A6 37 AB2 I AB1 B5 39 I AB0 L B6 36 DB7 10 G4 20 H5 ю 23 DB6 DB5 H6 24 10 G5 22 DB4 10 Data Bus [7:0] CPU Data Bus [7:0] G6 25 DB3 10 F4 21 DB2 Ю F6 27 DB1 Ю F5 26 DB0 Ю C1 3 XCS Chip-Select Signal (active low) **CPU** Chip-Select L CPU Address Strobe C5 35 AS L Address Strobe (active low) CPU Read-Write C6 34 R\_W I Read-Write Signal ('1' = Read)

XDTACK mechanism is supported.

Figure 3-6: Interface Configuration: Asynchronous Motorola Mode

## **3 Pin Description**

#### 3.2.4 Synchronous Motorola Mode

In Synchronous Motorola Mode the data and address busses are separate (non-multiplexed). When using HC11 types with a multiplexed bus the address signals AB[7:0] must be generated from the DB[7:0] signals externally. Address line 11 is to be connected to pin BGA\_C5/QFP\_35 of the VPC3+S.

Ball BGA	Pin QFP	Signal Name	In/Out	Description	Connect to
E3	9	SERMODE	I	'0': Parallel Interface	GND
E4	28	MOT/XINT	I	'1': Motorola Format	VCC
D4	33	MODE	I	'1': Synchronous Interface Mode	VCC
C5	35	AB11	I	Address Lines Bit 11	CPU Address Bus 11
C2	2	AB10	I		
B3	44	AB9	I		
A1	48	AB8	I(S)		
B1	1	AB7	I(S)		
C3	45	AB6	I		
B2	46	AB5	I	Address Lines Bits [10:0]	CPU Address Bus [10:0]
B4	41	AB4	I		
A5	38	AB3	I		
A6	37	AB2	I		
B5	39	AB1	I		
B6	36	AB0	I		
G4	20	DB7	10		
H5	23	DB6	IO		
H6	24	DB5	IO		
G5	22	DB4	IO		CDU Data Dua [7:0]
G6	25	DB3	IO	Data Bus [7:0]	CPU Data Bus [7:0]
F4	21	DB2	IO		
F6	27	DB1	IO		
F5	26	DB0	IO		
C1	3	XCS	I	Chip-Select Signal (active low)	CPU Chip-Select
D5	32	E_CLOCK	I	E-Clock	CPU E-Clock
C6	34	R_W	I	Read-Write Signal ('1' = Read)	CPU Read-Write

XDTACK mechanism is not supported.

Figure 3-7: Interface Configuration: Synchronous Motorola Mode

#### 3.2.5 SPI Mode

The VPC3+S can be interfaced like an SPI compatible memory device. Depending on the setting of CPOL and CPHA four different SPI modes can be selected. All unused inputs (including DB[7:0]) must be connected to GND.

Ball BGA	Pin QFP	Signal Name	In/Out	Description	Connect to
E3	9	SERMODE	I	'1': Serial Interface	VCC
E4	28	MOT/XINT	I	'0': not used in this mode	GND
D4	33	MODE	I	'0': SPI Mode	GND
C2	2	SPI_CPOL	I	Clock Polarity	VCC or GND
B3	44	SPI_CPHA	I	Clock Phase	VCC or GND
C1	3	SPI_XSS	I	Slave-Select Signal (active low)	CPU Slave-Select
A1	48	SPI_SCK	I(S)	Serial Clock	CPU SCK
B1	1	SPI_MOSI	I	Master-Out-Slave-In (Serial Data Input)	CPU MOSI
A2	47	SPI_MISO	0	Master-In-Slave-Out (Serial Data Output)	CPU MISO

#### Figure 3-8: Interface Configuration: SPI Mode

#### 3.2.6 I2C Mode

The VPC3+S can be interfaced like an I2C compatible memory device. The VPC3+S is always in slave mode, master mode is not supported. The slave address can be configured by using the AB[6:0] inputs. All unused inputs (including DB[7:0]) must be connected to GND.

Ball BGA	Pin QFP	Signal Name	In/Out	Description	Connect to
E3	9	SERMODE	I	'1': Serial Interface	VCC
E4	28	MOT/XINT	I	'0': not used in this mode	GND
D4	33	MODE	I	'1': I2C Mode	VCC
C3	45	I2C_SA6	I		VCC or GND
B2	46	I2C_SA5	I		VCC or GND
B4	41	I2C_SA4	I		VCC or GND
A5	38	I2C_SA3	I	I2C Slave Address	VCC or GND
A6	37	I2C_SA2	I		VCC or GND
B5	39	I2C_SA1	I		VCC or GND
B6	36	I2C_SA0	I		VCC or GND
A1	48	I2C_SCK	I(S)	Serial Clock	CPU SCK
A2	47	I2C_SDA	I(S) / O	Serial Data Line	CPU SDA

Figure 3-9: Interface Configuration: I2C Mode

# **3 Pin Description**

Notes:

### 4.1 Overview

The internal Control Parameters are located in the first 21 addresses. The latches/registers either come from the internal controller or influence the controller. Certain cells are read- or write-only. The internal working cells, which are not accessible by the user, are located in RAM at the same address locations.

The Organizational Parameters are located in RAM beginning with address 16H. The entire buffer structure (for the DP-SAPs) is based on these parameters. In addition, general parameter data (Station\_Address, Ident\_Number, etc.) and status information (Global\_Control command, etc.) are also stored in these cells.


Corresponding to the parameter setting of the Organizational Parameters, the user-generated buffers are located beginning with address 40H. All buffers or lists must begin at segment addresses (8 bytes segmentation for 2K Byte mode, 16 bytes segmentation for 4K Byte mode).

Address		Functio	n
000H : 015H	Control Parame (latches/registe		Internal working cells
016H : 03FH	Organizational	Parameters (42 bytes)	
040H : :	DP-buffers: DP-V1-buffer: DP-V2-buffer:	Data in (3)* Data out (3)** Diagnosis data(2) Parameter data (1) Configuration data (2) Auxiliary buffers (2) SSA-buffer (1) SAP-List (1) Indication / Response bu DXB out (3)**** DXB-buffers (2)	ffers ***
7FFH (FFFH)		CS-buffer (1) PLL-buffer (1)	

Figure 4-1: Memory Table

- \* Data in means input data from DP-Slave to DP-Master
- \*\* Data out means output data from DP-Master to DP-Slave
- \*\*\* Number of buffers depends on the entries in the SAP-List
- \*\*\*\* DXB out means input data from another DP-Slave (slave-to-slave communication)


## 4 Memory Organization



Internal VPC3+S RAM (2K/4K Byte)

Building of the physical buffer address:

2K Byte Mode:



## 4.2 Control Parameters (Latches/Registers)

These cells can be either read-only or write-only. In the Motorola Mode the VPC3+S carries out 'address swapping' for an access to the address locations 00H - 07H (word registers). That is, the VPC3+S internally generates an even address from an odd address and vice-versa.

Add	ress							
Intel	Mot.		Bit No.	Significance (Read Access!)				
00H	01H	Int-Req-Reg	70					
01H	00H	Int-Req-Reg	Interrupt Controller Rec					
02H	03H	Int-Reg	70					
03H	02H	Int-Reg	158					
04H	05H	Status-Reg	70	Status Register				
05H	04H	Status-Reg	158					
06H	07H	Mode-Reg 0	70	Mode Register 0				
07H	06H	Mode-Reg 0	158					
08	Η	Din_Buffer_SM	70	Buffer assignment of the DP_Din_Buffer_State_Machine				
09	H	New_Din_Buffer_Cmd	10	The user makes a new DP Din_Buf available in the N state.				
0A	Ή	Dout_Buffer_SM	70	Buffer assignment of the DP_Dout_Buffer_State_Machine				
0E	BH	Next_Dout_Buffer_Cmd	30	The user fetches the last DP Dout_Buf from the N state				
0C	H	Diag_Buffer_SM	30	Buffer assignment for the DP_Diag_Buffer_State_Machine				
00	θH	New_Diag_Buffer_Cmd	10	The user makes a new DP Diag_Buf available to the VPC3+S.				
0E	ΞH	User_Prm_Data_Okay	10	The user positively acknowledges the user parameter setting data of a Set_(Ext_)Prm telegram.				
0F	Ή	User_Prm_Data_Not_Oka	ay 10	The user negatively acknowledges the user parameter setting data of a Set_(Ext_)Prm telegram.				
10	Н	User_Cfg_Data_Okay		The user positively acknowledges the configuration data of a Chk_Cfg telegram.				
11	Н	User_Cfg_Data_Not_Oka	y 10	The user negatively acknowledges the configuration data of a Chk_Cfg telegram.				
12H		DXBout_Buffer_SM	70	Buffer assignment of the DXBout_Buffer_State_Machine				
13H		Next_DXBout_Buffer_Cm	d 20	The user fetches the last DXBout Buf from the N state				
14H		SSA_Buffer_Free_Cmd		The user has fetched the data from the SSA_Buf and enables the buffer again.				
15	iΗ	Mode-Reg 1	70					

Figure 4-2: Assignment of the Internal Parameter-Latches for READ

# 4 Memory Organization

Add Intel	ress Mot.	Name	Bit No.	Significance (Write Access!)		
00H	01H	Int-Req-Reg	70			
01H	00H	Int-Req_Reg				
02H	03H	Int-Ack-Reg	Interrupt Controller Register			
03H	02H	Int-Ack-Reg	158	Interrupt-Controller-Register		
04H	05H	Int-Mask-Reg	70			
05H	04H	Int-Mask-Reg	158			
06H	07H	Mode-Reg0	70	Setting parameters for individual bits		
07H	06H	Mode-Reg0	158	Setting parameters for individual bits		
08	ЗН	Mode-Reg1-S	70			
09	ЭH	Mode-Reg1-R	70			
0A	٩H	WD_BAUD_CONTROL_V	√al 70	Square-root value for baud rate monitoring		
OE	ЗH	minT <sub>SDR</sub> _Val 70		minT <sub>SDR</sub> time		
00	СН	Mode-Reg2 7.		Mode Register 2		
00	ЭН	Sync_PW_Reg	70	Sync Pulse Width Register		
OE	ΞH	Control_Command_Reg	70	Control_Command value for comparison with SYNCH telegram		
OF	FΗ	Group_Select_Reg	70	Group_Select value for comparison with SYNCH telegram		
10	)H	Reserved				
11H						
12	2H	Mode-Reg3	70	Mode Register 3		
13	ЗH					
14	4H	Reserved				
15	5H					

Figure 4-3: Assignment of the Internal Parameter-Latches for WRITE

## 4.3 Organizational Parameters (RAM)

The user stores the organizational parameters in the RAM under the specified addresses. These parameters can be written and read.

Add							
Intel	Mot.	Name	Bit No.				
16	SН	R_TS_Adr		Setup Station_Address of the VPC3+S			
17	Ή	SAP_List_Ptr		Pointer to a RAM address which is preset with FFh or to SAP-List			
18H	19H	R_User_WD_Value	70	In DP_Mode an internal 16-bit watchdog			
19H	18H	R_User_WD_Value	158	timer monitors the user.			
1 <i>A</i>	Η	R_Len_Dout_Buf		Length of the 3 Dout_Buf			
1E	ЗH	R_Dout_Buf_Ptr1		Segment base address of Dout_Buf 1			
10	ЭН	R_Dout_Buf_Ptr2		Segment base address of Dout_Buf 2			
10	ЭН	R_Dout_Buf_Ptr3		Segment base address of Dout_Buf 3			
1E	H	R_Len_Din_Buf		Length of the 3 Din_Buf			
1F	Ή	R_Din_Buf_Ptr1		Segment base address of Din_Buf 1			
20	)H	R_Din_Buf_Ptr2		Segment base address of Din_Buf 2			
21	Н	R_Din_Buf_Ptr3		Segment base address of Din_Buf 3			
22	2H	R_Len_DXBout_Buf		Length of the 3 DXBout_Buf			
23	зH	R_DXBout_Buf_Ptr1		Segment base address of DXBout_Buf 1			
24	ιH	R_Len Diag_Buf1		Length of Diag_Buf 1			
25	бH	R_Len Diag_Buf2		Length of Diag_Buf 2			
26	бH	R_Diag_Buf_Ptr1		Segment base address of Diag_Buf 1			
27	Ή	R_Diag_Buf_Ptr2		Segment base address of Diag_Buf 2			
28	BH	R_Len_Cntrl_Buf1		Length of Aux_Buf 1 and the corresponding control buffer, for example SSA_Buf, Prm_Buf, Cfg_Buf, Read_Cfg_Buf			
29	)H	R_Len_Cntrl_Buf2		Length of Aux_Buf 2 and the corresponding control buffer, for example SSA_Buf, Prm_Buf, Cfg_Buf, Read_Cfg_Buf			
2A	λH	R_Aux_Buf_Sel		Bit array; defines the assignment of the Aux_Buf 1 and 2 to the control buffers SSA_Buf, Prm_Buf, Cfg_Buf			
2E	ЗH	R_Aux_Buf_Ptr1		Segment base address of Aux_Buf 1			
20	2CH R_Aux_Buf_Ptr2		Segment base address of Aux_Buf 2				
20	2DH R_Len_SSA_Data			Length of the input data in the Set_Slave_Address_Buf			
2E	Η	R_SSA_Buf_Ptr		Segment base address of the Set_Slave_Address_Buf			
2F	Ή	R_Len_Prm_Data		Length of the input data in the Prm_Buf			

# 4 Memory Organization

Address Intel Mot.	Name Bit No.	Significance				
30H	R_Prm_Buf_Ptr	Segment base address of the Prm_Buf				
31H	R_Len_Cfg_Data	Length of the input data in the Cfg_Buf				
32H	R_Cfg_Buf_Ptr	Segment base address of the Cfg_Buf				
33H	R_Len_Read_Cfg_Data	Length of the input data in the Read_Cfg_Buf				
34H	R_Read_Cfg_Buf_Ptr	Segment base address of the Read_Cfg_Buf				
35H	R_Len_DXB_Link_Buf	Length of the DXB_Linktable				
36H	R_DXB_Link_Buf_Ptr	Segment base address of the DXB_Link_Buf				
37H	R_Len_DXB_Status_Buf	Length of the DXB_Status				
38H	R_DXB_Status_Buf_Ptr	Segment base address of the DXB_Status_Buf				
39H	R_Real_No_Add_Change	This parameter specifies whether the Station_Address may be changed again later.				
ЗАН	R_Ident_Low	The user sets the parameters for the Ident_Number_Low value.				
ЗВН	R_Ident_High	The user sets the parameters for the Ident_Number_High value.				
3CH	R_GC_Command	The Control_Command of Global_Control last received				
3DH	R_Len_Spec_Prm_Buf	If parameters are set for the Spec_Prm_Buffer_Mode (see Mode Register 0), this cell defines the length of the Prm_Buf.				
3EH	R_DXBout_Buf_Ptr2	Segment base address of DXBout_Buf 2				
3FH	R_DXBout_Buf_Ptr3	Segment base address of DXBout_Buf 3				

Figure 4-4: Assignment of the Organizational Parameters

## 5.1 Mode Registers

In the VPC3+S parameter bits that access the controller directly or which the controller directly sets are combined in three Mode Registers (0, 1, 2 and 3).

#### 5.1.1 Mode Register 0

Setting parameters for Mode Register 0 may take place in the Offline state only (for example, after power-on). The VPC3+S may not exit the Offline state until Mode Register 0, all Control and Organizational Parameters are loaded (START\_VPC3 = 1 in Mode Register 1).

Address			Decignotion						
Address	7	6	5	4	3	2	1	0	Designation
06H (Intel)	Freeze_ Supported	Sync Supported	Early_Rdy	Int_Pol	CS Supported	WD_Base	Dis_Stop_ Control	Dis_Start_ Control	Mode Reg 0 7 0 See below for coding

Address			Designation						
Audress	15	14	13	12	11	10	9	8	Designation
07H (Intel)	Reserved	PrmCmd_ Supported	Spec_Clear_ Mode *)	Spec_Prm_ Buf_Mode **)	Set_Ext_Prm _Supported	User_Time_ Base	EOI_Time_ Base	DP_Mode	Mode Reg 0 15 8 See below for coding

\*) If Spec\_Clear\_Mode = 1 (Fail Safe Mode) the VPC3+S will accept Data\_Exchange telegrams without any output data (data unit length = 0) in the state DATA-EXCH. The reaction to the outputs can be parameterized in the parameterization telegram.

\*\*) When a large number of parameters have to be transmitted from the DP-Master to the DP-Slave, the Aux-Buffer 1/2 must have the same length as the Parameter-Buffer. Sometimes this could reach the limit of the available memory in the VPC3+S. When Spec\_Prm\_Buf\_Mode = 1 the parameterization data are processed directly in this special buffer and the Aux-Buffers can be held compact.

	Mode Register 0, Low-Byte, Address 06H (Intel):
bit 7 rw-0	Freeze_Supported: Freeze_Mode support 0 = Freeze_Mode is not supported. 1 = Freeze_Mode is supported
bit 6 rw-0	Sync_Supported: Sync_Mode support 0 = Sync_Mode is not supported. 1 = Sync_Mode is supported.
bit 5 rw-0	<ul> <li>Early_Rdy: Early Ready</li> <li>0 = Normal Ready: Ready is generated when data is valid (write) or when data has been accepted (read).</li> <li>1 = Ready is generated one clock pulse earlier</li> </ul>
bit 4 rw-0	<ul><li>INT_Pol: Interrupt Polarity</li><li>0 = The interrupt output is low-active.</li><li>1 = The interrupt output is high-active.</li></ul>
bit 3 rw-0	<b>CS_Supported:</b> Enable Clock Synchronization 0 = Clock Synchronization is disabled (default) 1 = Clock Synchronization is enabled
bit 2 rw-0	WD_Base: Watchdog Time Base 0 = Watchdog time base is 10 ms (default state) 1 = Watchdog time base is 1 ms
bit 1 rw-0	<b>Dis_Stop_Control:</b> Disable Stopbit Control 0 = Stop bit monitoring is enabled. 1 = Stop bit monitoring is switched off Set_Prm telegram overwrites this memory cell in the DP_Mode. (Refer to the user specific data.)
bit 0 rw-0	<pre>Dis_Start_Control: Disable Startbit Control 0 = Monitoring the following start bit is enabled. 1 = Monitoring the following start bit is switched off Set_Prm telegram overwrites this memory cell in the DP_Mode. (Refer to the user specific data.)</pre>

Figure 5-1: Coding of Mode Register 0, Low-Byte

	Mode Register 0, High-Byte, Address 07H (Intel):
bit 15 rw-0	Reserved
bit 14 rw-0	PrmCmd_Supported: PrmCmd support for redundancy 0 = PrmCmd is not supported. 1 = PrmCmd is supported
bit 13 rw-0	<b>Spec_Clear_Mode:</b> Special Clear Mode (Fail Safe Mode) 0 = No special clear mode. 1 = Special clear mode. VPC3+S will accept data telegrams with data unit = 0
bit 12 rw-0	<b>Spec_Prm_Buf_Mode:</b> Special-Parameter-Buffer Mode 0 = No Special-Parameter-Buffer. 1 = Special-Parameter-Buffer mode. Parameterization data will be stored directly in the Special-Parameter-Buffer.
bit 11 rw-0	Set_Ext_Prm_Supported: Set_Ext_Prm telegram support 0 = SAP 53 is deactivated 1 = SAP 53 is activated
bit 10 rw-0	<b>User_Time_Base:</b> Timebase of the cyclical User_Time_Clock-Interrupt 0 = The User_Time_Clock-Interrupt occurs every 1 ms. 1 = The User_Time_Clock-Interrupt occurs every 10 ms.
bit 9 rw-0	<b>EOI_Time_Base:</b> End-of-Interrupt Timebase 0 = The interrupt inactive time is at least 1 μs long. 1 = The interrupt inactive time is at least 1 ms long
bit 8 rw-0	<b>DP_Mode:</b> DP_Mode enable 0 = DP_Mode is disabled. 1 = DP_Mode is enabled. VPC3+S sets up all DP_SAPs (default configuration!)

Figure 5-2: Coding of Mode Register 0, High-Byte

#### 5.1.2 Mode Register 1

Some control bits must be changed during operation. These control bits are combined in Mode Register 1 and can be set independently of each other (Mode-Reg\_1\_S) or can be reset independently of each other (Mode-Reg\_1\_R). Separate addresses are used for setting and resetting. A logical '1' must be written to the bit position to be set or reset.

For example, to set START\_VPC3 write a '1' to address 08H, in order to reset this bit, write a '1' to address 09H.

# **5 ASIC Interface**

Address			Designation						
Audress	7	6	5	4	3	2	1	0	Designation
08H	Reserved	Reserved	Res_ User_WD	En_Change_ Cfg_Buffer	User_LEAVE- MASTER	Go_Offline	EOI	START_ VPC3	Mode-Reg_1_S 70
09H	Reserved	Reserved	Res_ User_WD	En_Change_ Cfg_Buffer	User_LEAVE- MASTER	Go_Offline	EOI	START_ VPC3	Mode-Reg_1_R 70 See below for coding

	Mode Register 1, Set, Address 08H:
bit 7 rw-0	Reserved
bit 6 rw-0	Reserved
bit 5 rw-0	<b>Res_User_WD:</b> Resetting the User_WD_Timer 1 = VPC3+S sets the User_WD_Timer to the parameterized value User_WD_Value. After this action, VPC3+S sets Res_User_WD to '0'.
bit 4 rw-0	<ul> <li>En_Change_Cfg_Buffer: Enabling buffer exchange (Config-Buffer for Read_Config-Buffer)</li> <li>0 = With User_Cfg_Data_Okay_Cmd, the Config-Buffer may not be exchanged for the Read_Config-Buffer.</li> <li>1 = With User_Cfg_Data_Okay_Cmd, the Config-Buffer must be exchanged for the Read_Config-Buffer.</li> </ul>
bit 3 rw-0	User_LEAVE-MASTER. Request to the DP_SM to go to WAIT-PRM. 1 = The user causes the DP_SM to go to WAIT-PRM. After this action, VPC3+ sets User_LEAVE-MASTER to '0' again.
bit 2 rw-0	<ul> <li>Go_Offline: Going into the Offline state</li> <li>1 = After the current request ends, VPC3+S goes to the Offline state and sets Go_Offline to '0' again.</li> </ul>
bit 1 rw-0	<b>EOI:</b> End-of-Interrupt 1 = VPC3+S disables the interrupt output and sets EOI to '0' again.
bit 0 rw-0	<pre>Start_VPC3: Exiting the Offline state 1 = VPC3+S exits offline and goes to Passive_Idle In addition the Idle Timer and Watchdog Timer are started and 'Go_Offline = 0' is set</pre>

Figure 5-3: Coding of Mode Register 1

## 5.1.3 Mode Register 2

Setting parameters for Mode Register 2 may take place in the Offline
State only (like Mode Register 0).

Address			Designation						
Audress	7	6	5	4	3	2	1	0	Designation
	0	0	0	0	0	0	0	1	Reset Value
0CH	4kB_Mode	No_Check_ Prm_Reserved	SYNC_Pol	SYNC_Ena	DX_Int_Port	DX_Int_Mode	No_Check_ GC_Reserved	GC_Int_Mode	Mode Reg 2 7 0

# **5 ASIC Interface**

	Mode Register 2, Address 0CH:
bit 7 w-0	<b>4KB_Mode:</b> size of internal RAM 0 = 2K Byte RAM (default). 1 = 4K Byte RAM
bit 6 w-0	<ul> <li>No_Check_Prm_Reserved: disables checking of the reserved bits in DPV1_Status_2/3 of Set_Prm telegram</li> <li>0 = reserved bits of a Set_Prm telegram are checked (default).</li> <li>1 = reserved bits of a Set_Prm telegram are not checked.</li> </ul>
bit 5 w-0	<b>SYNC_Pol:</b> polarity of SYNC pulse (for Isochronous Mode only) 0 = negative polarity of SYNC pulse (default) 1 = positive polarity of SYNC pulse
bit 4 w-0	<b>SYNC_Ena:</b> enables generation of SYNC pulse (for Isochronous Mode only) 0 = SYNC pulse generation is disabled (default) 1 = SYNC pulse generation is enabled
bit 3 w-0	<ul> <li>DX_Int_Port: Port mode for DX_Out interrupt (ignored if SYNC_Ena set)</li> <li>0 = DX_Out interrupt is not assigned to port DATAEXCH (default).</li> <li>1 = DX_Out Interrupt (synchronized to SYNCH telegram) is assigned to port DATAEXCH.</li> </ul>
bit 2 w-0	<ul> <li>DX_Int_Mode: Mode of DX_out interrupt</li> <li>0 = DX_Out interrupt is only generated, if Len_Dout_Buf is unequal 0 (default).</li> <li>1 = DX_Out interrupt is generated after every Data_Exchange telegram</li> </ul>
bit 1 w-0	<ul> <li>No_Check_GC_Reserved: Disables checking of the reserved bits in Global_Control telegram</li> <li>0 = reserved bits of a Global_Control telegram are checked (default).</li> <li>1 = reserved bits of a Global_Control telegram are not checked.</li> </ul>
bit 0 w-1	<ul> <li>GC_Int_Mode: Controls generation of New_GC_Command interrupt</li> <li>0 = New_GC_Command interrupt is only generated, if a changed Global_Control telegram is received</li> <li>1 = New_GC_Command interrupt is generated after every Global_Control telegram (default)</li> </ul>

Figure 5-4: Coding of Mode Register 2

## 5.1.4 Mode Register 3

Setting parameters for Mode Register 3 may take place in the Offline State only (like Mode Register 0).

Address			Designation						
Audress	7	6	5	4	3	2	1	0	Designation
12H		Rese	erved		PLL Supported	En_Chk_SSAP	DX_Int_Mode_2	GC_Int_Mode_Ext	Mode Reg 3 7 0

	Mode Register 3, Address 12H:
bit 7 w-0	Reserved
bit 6 w-0	Reserved
bit 5 w-0	Reserved
bit 4 w-0	Reserved
bit 3 w-0	PLL_Supported: Enables IsoM-PLL 0 = PLL is disabled 1 = PLL is enabled; For use of PLL, SYNC_Ena must be set.
bit 2 w-0	<ul> <li>En_Chk_SSAP: Evaluation of Source Address Extension</li> <li>0 = VPC3+ accept any value of S_SAP</li> <li>1 = VPC3+ only process the received telegram if the S_SAP match to the default values presented by the IEC 61158</li> </ul>
bit 1 w-0	<ul> <li>DX_Int_Mode_2: Mode of DX_out interrupt</li> <li>0 = DX_Out interrupt is generated after each Data_Exch telegram</li> <li>1 = DX_Out interrupt is only generated, if received data is not equal to current data in DX_Out buffer of user</li> </ul>
bit 0 w-0	<pre>GC_Int_Mode_Ext: extend GC_Int_Mode, works only if GC_Int_Mode=0 0 = GC Interrupt is only generated, if changed GC telegram is received 1 = GC Interrupt is only generated, if GC telegram with changed Control_Command is received</pre>

Figure 5-5: Coding of Mode Register 3

# **5 ASIC Interface**

## 5.2 Status Register

The Status Register shows the current VPC3+S status and can be read only.

Address			Designation						
Address	7	6	5	4	3	2	1	0	Designation
04H (Intel)	WD_State		DP_	DP_State		Flag	rved	ine/ sive_ldle	Status-Reg 70
	1	0	1	0	Reser	Diag	Reser	Offline/ Passive	See below for coding

Address				Bit Po	sition				Designation
Address	15	14	13	12	11	10	9	8	Designation
05H (Intel)		VPC3+	Release	Baud Rate					Status-Reg 158
	3	2	1	0	3	2	1	0	See below for coding

	Status Register,Low-Byte, Address 04H (Intel):
bit 7,6 r-00	WD_State 10: State of the Watchdog State Machine 00 = BAUD_SEARCH state 01 = BAUD_CONTROL state 10 = DP_CONTROL state 11 = Not possible
bit 5,4 r-00	DP_State 10: State of the DP State Machine 00 = WAIT-PRM state 01 = WAIT-CFG state 10 = DATA-EXCH state 11 = Not possible
bit 3 r-0	Reserved
bit 2 r-0	<ul> <li>Diag_Flag: Status of the Diagnosis-Buffer</li> <li>0 = The Diagnosis-Buffer had been fetched by the DP-Master.</li> <li>1 = The Diagnosis-Buffer had not been fetched by the DP-Master yet.</li> </ul>
bit 1 r-0	Reserved
bit 0 r-0	<b>Offline/Passive-Idle:</b> Offline-/Passive_Idle state 0 = VPC3+S is in Offline. 1 = VPC3+S is in Passive_Idle.

Figure 5-6: Status Register, Low-Byte

	Status Register, High-Byte, Address 05H (Intel):
bit 15-12 r-1110	VPC3+-Release 30 : Release number for VPC3+ 1110
bit 11-8 r-1111	Baud Rate 30 : The baud rate found by VPC3+S         0000 = 12,00 Mbit/s         0001 = 6,00 Mbit/s         0010 = 3,00 Mbit/s         0011 = 1,50 Mbit/s         0100 = 500,00 Kbit/s         0101 = 187,50 Kbit/s         0110 = 93,75 Kbit/s         0111 = 45,45 Kbit/s         1000 = 19,20 Kbit/s         1001 = 9,60 Kbit/s         1111 = after reset and during baud rate search         Rest = not possible

Figure 5-7: Status Register, High-Byte

## 5.3 Interrupt Controller

The processor is informed about indication messages and various error events via the interrupt controller. Up to a total of 16 events are stored in the interrupt controller. The events are summed up to a common interrupt output. The controller does not have a prioritization level and does not provide an interrupt vector (not 8259A compatible!).

The controller consists of an Interrupt Request Register (IRR), an Interrupt Mask Register (IMR), an Interrupt Register (IR) and an Interrupt Acknowledge Register (IAR).




Figure 5-8: Block Diagram of Interrupt Controller

Each event is stored in the IRR. Individual events can be suppressed via the IMR. The input in the IRR is independent of the interrupt masks. Events that are not masked in the IMR set the corresponding IR bit and generate the X/INT interrupt via a sum network. The user can set each event in the IRR for debugging.

Each interrupt event that was processed by the microcontroller must be deleted via the IAR (except for New\_(Ext\_)Prm\_Data and New\_Cfg\_Data). A logical '1' must be written on the specific bit position. If a new event and an acknowledge from the previous event are present at the IRR at the same time, the event remains stored. If the microcontroller enables a mask subsequently, it must be ensured that no prior IRR input is present. To be on the safe side, the position in the IRR must be deleted prior to the enabling of the mask.

Before leaving the interrupt routine, the microprocessor must set the 'end of interrupt bit' (EOI = 1) in Mode Register 1. The interrupt output is switched to inactive with this edge change. If another event occurs, the interrupt output is not activated again until the interrupt inactive time of at least 1  $\mu$ s or 1 ms expires. This interrupt inactive time can be set via EOI\_Time\_Base in Mode Register 0. This makes it possible to enter the interrupt routine again when an edge-triggered interrupt input is used.

The polarity of the interrupt output is parameterized via the Int\_Pol bit in Mode Register 0. After hardware reset, the output is low-active.

## 5.3.1 Interrupt Request Register

Address			Designation						
Audress	7	6	5	4	3	2	1	0	Designation
00H (Intel)	DXB_Out	New_Ext_ Prm_Data	DXB_Link_ Error	User_Timer_ Clock	WD_DP_ CONTROL_Timeout	Baud_Rate_ Detect	Go/Leave_ DATA-EXCH	MAC_Reset / Clock_Sync	Int-Req-Reg 7 0 See below for coding

Address			Designation						
Address	15	14	13	12	11	10	9	8	Designation
01H (Intel)	FDL_Ind	Poll_End_Ind	DX_Out	Diag_Buffer_ Changed	New_Prm_ Data	New_Cfg_ Data	New_SSA_ Data	New_GC Command	Int-Req-Reg 15 8 See below for coding

# **5 ASIC Interface**

	Interrupt-Request-Register, Low-Byte, Address 00H (Intel):
bit 7	<b>DXB_Out:</b>
rw-0	VPC3+S has received a DXB telegram and made the new output data available in the 'N' buffer.
bit 6 rw-0	<b>New_Ext_Prm_Data:</b> The VPC3+S has received a Set_Ext_Prm telegram and made the data available in the Parameter-Buffer.
bit 5	<b>DXB_Link_Error:</b>
rw-0	The Watchdog cycle is elapsed and at least one Publisher-Subscriber connection breaks down.
bit 4	User_Timer_Clock:
rw-0	The time base for the User_Timer_Clocks is run out (1 / 10ms).
bit 3	<b>WD_DP_CONTROL_Timeout:</b>
rw-0	The watchdog timer expired in the DP_CONTROL state.
bit 2	Baud_Rate_Detect:
rw-0	The VPC3+S has left the BAUD_SEARCH state and found a baud rate.
bit 1	Go/Leave_DATA-EXCH:
rw-0	The DP_SM has entered or exited the DATA-EXCH state.
bit 0 rw-0	MAC_Reset (used if CS_Supported=0): After processing the current request, the VPC3+D has entered the Offline state (by setting the Go_Offline bit).
	Clock_Sync (used if CS_Supported=1):
	The VPC3+D has received a Clock_Value telegram or an error occurs. Further differentiation is made in the Clock_Sync-Buffer.

Figure 5-9: Interrupt-Request-Register, Low-Byte

	Interrupt Request Register 0, High-Byte, Address 01H (Intel):
bit 15 rw-0	<b>FDL_Ind:</b> The VPC3+S has received an acyclic service request and made the data available in an Indication-Buffer.
bit 14 rw-0	<b>Poll_End_Ind:</b> The VPC3+S have send the response to an acyclic service.
bit 13 rw-0	<b>DX_Out:</b> The VPC3+S have received a Data_Exchange telegram and made the new output data available in the 'N' buffer.
bit 12 rw-0	<b>Diag_Buffer_Changed:</b> Due to the request made by New_Diag_Cmd, the VPC3+S exchanged the Diagnosis-Buffers and made the old buffer available to the user again.
bit 11 rw-0	<b>New_Prm_Data:</b> The VPC3+S have received a Set_Prm telegram and made the data available in the Parameter-Buffer.
bit 10 rw-0	<b>New_Cfg_Data:</b> The VPC3+S have received a Chk_Cfg telegram and made the data available in the Config-Buffer.
bit 9 rw-0	<b>New_SSA_Data:</b> The VPC3+S have received a Set_Slave_Add telegram and made the data available in the Set_Slave_Add-Buffer.
bit 8 rw-0	<b>New_GC_Command:</b> The VPC3+S have received a Global_Control telegram and stored the Control_Command in the R_GC_Command RAM cell.

Figure 5-10: Interrupt Request Register, High-Byte

## **5 ASIC Interface**

## 5.3.2 Interrupt Acknowledge / Mask Register

The other interrupt controller registers are assigned in the bit positions like the Interrupt Request Register.

Address	Register		Reset state	Assignment
02H / 03H	Interrupt Register (IR)	Readable only	All bits cleared	
04H / 05H	Interrupt Mask Register (IMR)	Writeable, can be changed during operation	All bits set	1 = Mask is set and the interrupt is disabled 0 = Mask is cleared and the interrupt is enabled
02H / 03H	Interrupt Acknowledge Register (IAR)	Writeable, can be changed during operation	All bits cleared	1 = Interrupt is acknowledged and the IRR bit is cleared 0 = IRR bit remains unchanged

#### Figure 5-11: Interrupt Acknowledge / Mask Register



The New\_(Ext\_)Prm\_Data, New\_Cfg\_Data interrupts cannot be acknowledged via the Interrupt Acknowledge Register. The relevant state machines clear these interrupts through the user acknowledgements (for example, User\_Prm\_Data\_Okay etc.).

## 5.4 Watchdog Timer

The VPC3+S is able to identify the baud rate automatically. The state machine is in the BAUD\_SEARCH state after each RESET and also after the Watchdog (WD) Timer has expired in the BAUD\_CONTROL state.




Figure 5-12: Watchdog State Machine (WD\_SM)

## 5.4.1 Automatic Baud Rate Identification

The VPC3+S starts searching for the transmission rate using the highest baud rate. If no SD1 telegram, SD2 telegram, or SD3 telegram was received completely and without errors during the monitoring time, the search continues using the next lower baud rate.

After identifying the correct baud rate, the VPC3+S switches to the BAUD\_CONTROL state and observes the baud rate. The monitoring time can be parameterized (WD\_BAUD\_CONTROL\_Val). The watchdog uses a clock of 100 Hz (10 ms). Each telegram to its own Station\_Address received with no errors resets the Watchdog. If the timer expires, the VPC3+S switches to the BAUD\_SEARCH state again.

#### 5.4.2 Baud Rate Monitoring

The detected baud rate is permanently monitored in BAUD\_CONTROL. The Watchdog is triggered by each error-free telegram to its own Station\_Address. The monitoring time results from multiplying twice WD\_BAUD\_CONTROL\_Val (user sets this parameter) by the time base (10 ms). If the timer expires, WD\_SM again goes to BAUD\_SEARCH. If the user uses the DP protocol (DP\_Mode = 1, see Mode Register 0), the watchdog is used for the DP\_CONTROL state, after a Set\_Prm telegram was received with an enabled response time monitoring (WD\_On = 1). The watchdog timer remains in the baud rate monitoring state when the master monitoring is disabled (WD\_On = 0). The DP\_SM is not reset when the timer expires in the state BAUD\_CONTROL. That is, the DP-Slave remains in the DATA-EXCH state, for example.

#### 5.4.3 Response Time Monitoring

The DP\_CONTROL state serves as the response time monitoring of the DP-Master (Diag\_Master\_Add). The used monitoring time results from multiplying both watchdog factors and then multiplying this result with the time base (1 ms or 10 ms):

T<sub>WD</sub> = WD\_Base \* WD\_Fact\_1 \* WD\_Fact\_2 (See byte 7 of the Set\_Prm telegram.)

The user can load the two watchdog factors (WD\_Fact\_1 and WD\_Fact\_2) and the time base that represents a measurement for the monitoring time via the Set\_Prm telegram with any value between 1 and 255.



#### EXCEPTION:

The WD\_Fact\_1 = WD\_Fact\_2 = 1 setting is not allowed. The circuit does not check this setting.

A monitoring time between 2 ms and 650 s - independent of the baud rate - can be implemented with the allowed watchdog factors.

If the monitoring time expires, the VPC3+S goes to BAUD\_CONTROL state again and generates the WD\_DP\_CONTROL\_Timeout interrupt. In addition, the DP State Machine is reset, that is, it generates the reset states of the buffer management. This operation mode is recommended for the most applications.

If another DP-Master takes over the VPC3+S, the Watchdog State Machine either branches to BAUD\_CONTROL (WD\_On = 0) or to DP\_CONTROL (WD\_On = 1).

## 6.1 DP Buffer Structure

The DP\_Mode is enabled in the VPC3+S with 'DP\_Mode = 1' (see Mode Register 0). In this mode, the following SAPs are permanently reserved:

Default SAP: Write and Read data (Data Exchange) SAP 53: Sending extended parameter setting data (Set\_Ext\_Prm) SAP 55: Changing the Station Address (Set Slave Add) SAP 56: Reading the inputs (RD\_Input) Reading the outputs (RD Output) SAP 57: SAP 58: Control commands to the DP-Slave (Global\_Control) SAP 59: Reading configuration data (Get Cfg) Reading diagnosis information (Slave Diag) SAP 60: SAP 61: Sending parameter setting data (Set Prm) SAP 62: Checking configuration data (Chk\_Cfg)


The DP-Slave protocol is completely integrated in the VPC3+S and is handled independently. The user must correspondingly parameterize the ASIC and process and acknowledge received messages. All SAPs are always enabled except the Default SAP, SAP 56, SAP 57 and SAP 58. The remaining SAPs are not enabled until the DP\_SM goes into the DATA-EXCH state. The user can disable SAP 55 to not permit changing the Station\_Address. The corresponding buffer pointer R\_SSA\_Buf\_Ptr must be set to '00H' for this purpose.

The DP\_SAP Buffer Structure is shown in Figure 6-1. The user configures all buffers (length and buffer start) in the Offline state. During operation, the buffer configuration must not be changed, except for the length of the Dout-/Din-Buffers.

The user may still adapt these buffers in the WAIT-CFG state after the configuration telegram (Chk\_Cfg). Only the same configuration may be accepted in the DATA-EXCH state.

The buffer structure is divided into the data buffers, Diagnosis-Buffers and the control buffers. Both the output data and the input data have three buffers available with the same length. These buffers are working as changing buffers. One buffer is assigned to the data transfer (D) and one buffer is assigned to the user (U). The third buffer is either in a next state (N) or a free state (F). One of the two states is always unoccupied.

For diagnosis two Diagnosis-Buffers, that can have different lengths, are available. One Diagnosis-Buffer (D) is always assigned to the VPC3+S for sending. The other Diagnosis-Buffer (U) belongs to the user for preprocessing new diagnosis data.



#### Figure 6-1: DP\_SAP Buffer Structure

The VPC3+S first stores the parameter telegrams (Set\_Slave\_Add and Set\_(Ext\_)Prm) and the configuration telegram (Chk\_Cfg) in Aux-Buffer 1 or Aux-Buffer 2. If the telegrams are error-free, data is exchanged with the corresponding target buffer (Set\_Slave\_Add-Buffer, Parameter-Buffer and Config-Buffer). Each of the buffers to be exchanged must have the same length. In the R\_Aux\_Buf\_Sel parameter cell (see Figure 6-2) the user defines which Aux\_buffers are to be used for the telegrams mentioned

Copyright © profichip GmbH, 2012

above. The Aux-Buffer 1 must always be available, Aux-Buffer 2 is optional. If the data profiles of these DP telegrams are very different (for example the length of the Set\_Prm telegram is significantly larger than the length of the other telegrams) it is suggested to make an Aux-Buffer 2 available (R\_Aux\_Buf\_Sel: Set\_Prm = 1) for this telegram. The other telegrams are then read via Aux-Buffer 1 (R\_Aux\_Buf\_Sel: Set\_Slave\_Adr = 0, Chk\_Cfg = 0). If the buffers are too small, the VPC3+S responds with "no resources" (RR)!

Address			Designation									
Address	7	6	5	4	3	2	1	0	Designation			
2AH	0	0	0	0	0	Set_ Slave_Add	Chk_Cfg	Set_Prm	R_Aux_Buf_Sel See below for coding			

	R_Aux_Buf_Sel, Address 2AH:
bit 7-3	Don't Care: Read as '0'
bit 2	<b>Set_Slave_Adr:</b> Set Slave Address 0 = Aux-Buffer 1 1 = Aux-Buffer 2
bit 1	<b>Chk_Cfg:</b> Check Configuration 0 = Aux-Buffer 1 1 = Aux-Buffer 2
bit 0	<b>Set_Prm:</b> Set (Extended) Parameter 0 = Aux-Buffer 1 1 = Aux-Buffer 2

#### Figure 6-2: Aux-Buffer Management

The user makes the configuration data (Get\_Cfg) available in the Read\_Config-Buffer for reading. The Read\_Config-Buffer must have the same length as the Config-Buffer.

The RD\_Input telegram is serviced from the Din-buffer in the 'D' state and the RD\_Output telegram is serviced from the Dout-Buffer in the 'U' state.

All buffer pointers are 8-bit segment addresses, because the VPC3+S have only 8-bit address registers internally. For a RAM access, VPC3+S adds an 8-bit offset address to the segment address shifted by 4 bits (result: 12-bit physical address) in case of 4K Byte RAM or shifted by 3 bits (result: 11- bit physical address) in case of 2K Byte RAM. With regard to the buffer start addresses, this specification results either in a 16-byte or in an 8-byte granularity.

## 6.2 Description of the DP Services

## 6.2.1 Set\_Slave\_Add (SAP 55)

#### Sequence for the Set\_Slave\_Add service

The user can disable this service by setting 'R\_SSA\_Puf\_Ptr = 00H'. The Station\_Address must then be determined, for example, by reading a DIP-switch or an EEPROM and writing the address in the RAM cell R\_TS\_Adr.

There must be a non-volatile memory available (for example an external EEPROM) to support this service. It must be possible to store the Station\_Address and the Real\_No\_Add\_Change ('True' = FFH) parameter in this EEPROM. After each restart caused by a power failure, the user must read these values from the EEPROM again and write them to the R\_TS\_Adr und R\_Real\_No\_Add\_Change RAM registers.

If SAP55 is enabled and the Set\_Slave\_Add telegram is received correctly, the VPC3+S enters the pure data in the Aux-Buffer 1/2, exchanges the Aux-Buffer 1/2 for the Set\_Slave\_Add-Buffer, stores the entered data length in R\_Len\_SSA\_Data, generates the New\_SSA\_Data interrupt and internally stores the New\_Slave\_Add as Station\_Address and the No\_Add\_Chg as Real\_No\_Add\_Chg. The user does not need to transfer this changed parameter to the VPC3+S again. After reading the buffer, the user generates the SSA\_Buffer\_Free\_Cmd (read operation on address 14H). This makes the VPC3+S ready again to receive another Set\_Slave\_Add telegram (for example, from a different DP-Master).

The VPC3+S reacts automatically to errors.

Address				Designation								
Address	7	6	5	4	3	2	1	0	Designation			
14H	0	0	0	0	0	0	0	0	SSA_Buf_ Free_Cmd			

SSA_B	uf_Free_	_Cmd, Address	14H:
-------	----------	---------------	------

bit 7-0 **Don't care:** Read as '0'

Figure 6-3: Coding of SSA\_Buffer\_Free\_Command

## Structure of the Set\_Slave\_Add Telegram

The net data are stored as follows in the SSA buffer:

Duto				Decignotion					
Byte	7	6	5	4	3	2	1	0	Designation
0									New_Slave_Address
1									Ident_Number_High
2									Ident_Number_Low
3									No_Add_Chg
4 : 243									Rem_Slave_Data additional application specific data

Figure 6-4: Structure of the Set\_Slave\_Add Telegram

## 6.2.2 Set \_Prm (SAP 61)

## Parameter Data Structure

The VPC3+S evaluates the first seven data bytes (without User\_Prm\_Data), or the first eight data bytes (with User\_Prm\_Data). The first seven bytes are specified according to the standard. The eighth byte is used for VPC3+S specific characteristics. The additional bytes are available to the application.



If a PROFIBUS DP extension shall be used, the bytes 7-9 are called DPV1\_Status and must be coded as described in section 7, "PROFIBUS DP Extensions". Generally it is recommended to start the User\_Prm\_Data first with byte 10.

Durte				Bit Po	sition				Designation
Byte	7	6	5	4	3	2	1	0	Designation
0	Lock_ Req	Unlock_ Req	Sync_ Req	Freeze_ Req	WD_On	Reserved	Reserved	Reserved	Station Status
1									WD_Fact_1
2									WD_Fact_2
3									minT <sub>SDR</sub>
4									Ident_Number_High
5									Ident_Number_Low
6									Group_Ident
7	DPV1_ Enable	Fail_Safe	Publisher_ Enable	0	0	WD_Base	Dis_Stop_ Control	Dis_Start_ Control	Spec_User_Prm_Byte /DPV1_Status_1
8									DPV1_Status_2
9									DPV1_Status_3
10 : 243									User_Prm_Data

Figure 6-5: Format of the Set\_Prm Telegram

	Spec_User_Prm_Byte / DPV1_Status_1:
bit 7	DPV1_Enable:
	0 = DP-V1 extensions disabled (default) 1 = DP-V1 extensions enabled
bit 6	Fail_Safe:
	0 = Fail Safe mode disabled (default) 1 = Fail Safe mode enabled
bit 5	Publisher_Enable:
	0 = Publisher function disabled (default) 1 = Publisher function enabled
bit 4-3	Reserved: To be parameterized with '0'
bit 2	WD_Base: Watchdog Time Base
	0 = Watchdog time base is 10 ms (default) 1 = Watchdog time base is 1 ms
bit 1	Dis_Stop_Control: Disable Stop bit Control
	0 = Stop bit monitoring in the receiver is enabled (default) 1 = Stop bit monitoring in the receiver is disabled
bit 0	Dis_Start_Control: Disable Start bit Control
	0 = Start bit monitoring in the receiver is enabled (default) 1 = Start bit monitoring in the receiver is disabled

Figure 6-6: Spec\_User\_Prm\_Byte / DPV1\_Status\_1



It is recommended <u>not</u> to use the DPV1\_Status bytes (bytes 7-9) for user parameter data.

#### Parameter Data Processing Sequence

In the case of a positive validation of more than seven data bytes, the VPC3+S carries out the following reaction:

The VPC3+S exchanges Aux-Buffer 1/2 (all data bytes are entered here) for the Parameter-Buffer, stores the input data length in R\_Len\_Prm\_Data and triggers the New\_Prm\_Data interrupt. The user must then check the User\_Prm\_Data and either reply with User\_Prm\_Data\_Okay\_Cmd or with User\_Prm\_Data\_Not\_Okay\_Cmd. The entire telegram is entered in this buffer. The user parameter data are stored beginning with data byte 8, or with byte 10 if DPV1\_Status bytes used.



# The user response (User\_Prm\_Data\_Okay\_Cmd or User\_Prm\_Data\_Not\_Okay\_Cmd) clears the New\_Prm\_Data interrupt. The user cannot acknowledge the New\_Prm\_Data interrupt in the IAR register.

With the User\_Prm\_Data\_Not\_Okay\_Cmd message, relevant diagnosis bits are set and the DP\_SM branches to WAIT-PRM.

The User\_Prm\_Data\_Okay and User\_Prm\_Data\_Not\_Okay acknow-ledgements are read accesses to defined registers with the relevant signals:

- User\_Prm\_Finished: No additional parameter telegram is present.
- Prm\_Conflict: An additional parameter telegram is present, processing again
- Not\_Allowed: Access not permitted in the current bus state

Address				Designation					
Audress	7	6	5	4	3	2	1	0	Designation
0EH	0	0	0	0	0	0	Ų	Ų	User_Prm_
VEH		Ŷ	$\mathbf{v}$	Data_Okay					
							0	0	User_Prm_Finished
							0	1	Prm_Conflict
							1	1	Not_Allowed

Address				Designation					
Address	7	6	5	4	3	2	1	0	Designation
0FH	0	0	0	0	0	0	П	Ų	User_Prm_
UFH	FH 0 0 0 0 0 ↓	Ŷ	v	Data_Not_Okay					
							0	0	User_Prm_Finished
					0	1	Prm_Conflict		
							1	1	Not_Allowed

Figure 6-7: Coding of User\_Prm\_(Not)\_Okay\_Cmd

If another Set\_Prm telegram is supposed to be received in the meantime, the signal Prm\_Conflict is returned for the positive or negative acknowledgement of the first Set\_Prm telegram. Then the user must repeat the validation because the VPC3+S has made a new Parameter-Buffer available.

#### 6.2.3 Chk\_Cfg (SAP 62)

The user checks the correctness of the configuration data. After receiving an error-free Chk\_Cfg telegram, the VPC3+S exchanges the Aux-Buffer 1/2 (all data bytes are entered here) for the Config-Buffer, stores the input data length in R\_Len\_Cfg\_Data and generates the New\_Cfg\_Data interrupt.

Then the user has to check the User\_Config\_Data and either respond with User\_Cfg\_Data\_Okay\_Cmd or with User\_Cfg\_Data\_Not\_Okay\_Cmd. The pure data is entered in the buffer in the format of the standard.



# The user response (User\_Cfg\_Data\_Okay\_Cmd or the User\_Cfg\_Data\_Not\_Okay\_Cmd response) clears the New\_Cfg\_Data interrupt. The user cannot acknowledge the New\_Cfg\_Data in the IAR register.

If an incorrect configuration is reported, several diagnosis bits are changed and the VPC3+S branches to state WAIT-PRM.

For a correct configuration, the transition to DATA-EXCH takes place immediately, if trigger counters for the parameter telegrams and configuration telegrams are at 0. When entering into DATA-EXCH, the VPC3+S also generates the Go/Leave\_DATA-EXCH Interrupt.

If the received configuration data from the Config-Buffer is supposed to result in a change to the Read\_Config-Buffer (contains the data for the Get\_Cfg telegram), the user have to make the new Read\_Config data available in the Read\_Config-Buffer before the User\_Cfg\_Data\_Okay\_Cmd acknowledgement, that is the user has to copy the new configuration data into the Read\_Config-Buffer.

During acknowledgement, the user receives information about whether there is a conflict or not. If another Chk\_Cfg telegram was supposed to be

received in the meantime, the user receives the Cfg\_Conflict signal during the positive or negative acknowledgement of the first Chk\_Cfg telegram. Then the user must repeat the validation, because the VPC3+S have made a new Config-Buffer available.

The User\_Cfg\_Data\_Okay\_Cmd and User\_Cfg\_Data\_Not\_Okay\_Cmd acknowledgements are read accesses to defined memory cells with the relevant Not\_Allowed, User\_Cfg\_Finished, or Cfg\_Conflict signals.



If the New\_Prm\_Data and New\_Cfg\_Data are supposed to be present simultaneously during start-up, the user must maintain the Set\_Prm and then the Chk\_Cfg acknowledgement sequence.

Address				Designation					
Address	7	6	5	4	3	2	1	0	Designation
10H	0	0	0	0	0	0	Ų	Ų	User_Cfg_ Data_Okay
	0	0	0	0	0	0	Ŷ	$\diamond$	Data_Okay
							0	0	User_Cfg_Finished
							0	1	Cfg_Conflict
							1	1	Not_Allowed

Address				Bit Po	sition				Designation	
Address	7	6	5	4	3	2	1	0	Designation	
11H	0	0	0	0	0	0	Ų	Ų	User_Cfg_	
	0	0	0	0	0	0	Ŷ	$\mathbf{v}$	User_Cfg_ Data_Not_Okay	
							0	0	User_Cfg_Finished	
							0	1	Cfg_Conflict	
							1	1	Not_Allowed	

Figure 6-8: Coding of User\_Cfg\_(Not)\_Okay\_Cmd

## 6.2.4 Slave\_Diag (SAP 60)

#### **Diagnosis Processing Sequence**

Two buffers are available for diagnosis. These two buffers can have different lengths. One Diagnosis-Buffer, which is sent on a diagnosis request, is always assigned to the VPC3+S. The user can pre-process new diagnosis data in the other buffer parallel. If the new diagnosis data are to be sent, the user issues the New\_Diag\_Cmd to make the request to exchange the Diagnosis-Buffers. The user receives confirmation of the buffer exchange with the Diag\_Buffer\_Changed interrupt.

When the buffers are exchanged, the internal Diag\_Flag is also set. For an activated Diag\_Flag, the VPC3+S responds during the next

Data\_Exchange with high-priority response data. That signals the DP-Master that new diagnosis data are present at the DP-Slave. The DP-Master then fetches the new diagnosis data with a Slave\_Diag telegram. Then the Diag\_Flag is cleared again. However, if the user signals 'Diag.Stat\_Diag = 1' (that is static diagnosis, see the structure of the Diagnosis-Buffer), the Diag\_Flag still remains activated after the relevant DP-Master has fetched the diagnosis. The user can poll the Diag\_Flag in the Status Register to find out whether the DP-Master has already fetched the diagnosis data before the old data is exchanged for the new data.



## According to IEC 61158, Static Diagnosis should only be used during start-up.

Status coding for the diagnosis buffers is stored in the Diag\_Buffer\_SM control parameter. The user can read this cell with the possible codings for both buffers: User, VPC3+, or VPC3+\_Send\_Mode.

Address				Designation					
Address	7	6	5	Designation					
0CH	0	0	0	0	Diag_Buf2		uf2 Diag_Buf1		Diag_Buffer_SM

	Diag_Buffer_SM, Address 0CH:
bit 7-4	Don't care: Read as '0'
bit 3-2	Diag_Buf2: Assignment of Diagnosis Buffer 2 00 = Nil 01 = User 10 = VPC3+ 11 = VPC3_Send_Mode
bit 1-0	Diag_Buf1: Assignment of Diagnosis Buffer 1 00 = Nil 01 = User 10 = VPC3+ 11 = VPC3_Send_Mode

Figure 6-9: Diagnosis Buffer Assignment

The New\_Diag\_Cmd is also a read access to a defined control parameter indicating which Diagnosis-Buffer belongs to the user after the exchange or whether both buffers are currently assigned to the VPC3+S (No\_Buffer, Diag\_Buf1, Diag\_Buf2).

Address				Bit Po	sition				Designation
Address	7	6	5	4	3	2	1	0	
0DH	0	0	0	0	0	0	П	Ų	New_Diag_
UDH	0	0	0	0	0	0	$\Downarrow$	$\mathbf{v}$	New_Diag_ Buffer_Cmd
							0	0	No_Buffer
							0	1	Diag_Buf1
							1	0	Diag_Buf2

Figure 6-10: Coding of New\_Diag\_Cmd

Ruto				Bit Po	sition				Designation
Byte	7	6	5	4	3	2	1	0	Designation
0						Ext_Diag_ Overflow	Stat_Diag	Ext_Diag	
1									
2									
3									
4									
5									
6 : n				user	input				Ext_Diag_Data (n = max. 243)

Figure 6-11: Format of the Diagnosis-Buffer

The Ext\_Diag\_Data must be entered into the buffers after the VPC3+S internal diagnosis data. Three different formats are possible here: device-related, ID-related and port-related. If PROFIBUS DP extensions shall be used, the device-related diagnosis is substituted by alarm and status messages. In addition to the Ext\_Diag\_Data, the buffer length also includes the VPC3+S diagnosis bytes (R\_Len\_Diag\_Buf 1, R\_Len\_Diag\_Buf 2).

## 6.2.5 Write\_Read\_Data / Data\_Exchange (Default\_SAP)

## Writing Outputs

The VPC3+S writes the received output data in the 'D' buffer. After an errorfree receipt, the VPC3+S shifts the newly filled buffer from 'D' to 'N'. In addition, the DX\_Out interrupt is generated. The user now fetches the current output data from 'N'. The buffer changes from 'N' to 'U' with the Next\_Dout\_Buffer\_Cmd, so that the current data can be transmitted to the application by a RD\_Output request from a DP-Master. If the user's evaluation cycle time is shorter than the bus cycle time, the user does not find any new buffers with the next Next\_Dout\_Buffer\_Cmd in 'N'. Therefore, the buffer exchange is omitted. At a 12 Mbit/s baud rate, it is more likely, however, that the user's evaluation cycle time is larger than the bus cycle time. This makes new output data available in 'N' several times before the user fetches the next buffer. It is guaranteed, however, that the user receives the data last received.

For power-on, LEAVE-MASTER and the Global\_Control telegram with 'Clear\_Data = 1', the VPC3+S deletes the 'D' buffer and then shifts it to 'N'. This also takes place during power-up (entering the WAIT-PRM state). If the user fetches this buffer, he receives U\_Buffer\_Cleared during the Next\_Dout\_Buffer\_Cmd. If the user is supposed to enlarge the output data buffer after the Chk\_Cfg telegram, the user must delete this deviation in the 'N' buffer himself (possible only during the start-up phase in the WAIT-CFG state).

If 'Diag.Sync\_Mode = 1', the 'D' buffer is filled but not exchanged with the Data\_Exchange telegram. It is exchanged at the next Sync or Unsync command sent by Global\_Control telegram.

Address			Designation							
Address	7	7         6         5         4         3         2         1         0         Designation								
0AH	F	=	ι	U		N		C	Dout_Buffer_SM	

	Dout_Buffer_SM, Address 0AH:
bit 7-6	F: Assignment of the F-Buffer 00 = Nil 01 = Dout_Buf_Ptr1 10 = Dout_Buf_Ptr2 11 = Dout_Buf_Ptr3
bit 5-4	U: Assignment of the U-Buffer 00 = Nil 01 = Dout_Buf_Ptr1 10 = Dout_Buf_Ptr2 11 = Dout_Buf_Ptr3
bit 3-2	N: Assignment of the N-Buffer 00 = Nil 01 = Dout_Buf_Ptr1 10 = Dout_Buf_Ptr2 11 = Dout_Buf_Ptr3
bit 1-0	D: Assignment of the D-Buffer 00 = Nil 01 = Dout_Buf_Ptr1 10 = Dout_Buf_Ptr2 11 = Dout_Buf_Ptr3



When reading the Next\_Dout\_Buffer\_Cmd the user gets the information which buffer ('U' buffer) belongs to the user after the change, or whether a change has taken place at all.

Address				Designation					
Audress	7	6	5	4	3	2	1	0	Designation
овн	0	0	0	0	U_Buffer_ Cleared	State_U_ Buffer	Ind_U_	Buffer	Next_Dout_ Buf_Cmd See coding below

	Next_Dout_Buf_Cmd, Address 0BH:
bit 7-4	Don't care: Read as '0'
bit 3	<b>U_Buffer_Cleared:</b> User-Buffer-Cleared Flag 0 = U buffer contains data 1 = U buffer is cleared
bit 2	State_U_Buffer: State of the User-Buffer 0 = no new U buffer 1 = new U buffer
bit 1-0	Ind_U_Buffer: Indicated User-Buffer 01 = Dout_Buf_Ptr1 10 = Dout_Buf_Ptr2 11 = Dout_Buf_Ptr3

Figure 6-13: Coding of Next\_Dout\_Buf\_Cmd

The user must clear the 'U' buffer during initialization so that defined (cleared) data can be sent for a RD\_Output telegram before the first data cycle.

#### **Reading Inputs**

The VPC3+S sends the input data from the 'D' buffer. Prior to sending, the VPC3+S fetches the Din-Buffer from 'N' to 'D'. If no new buffer is present in 'N', there is no change.

The user makes the new data available in 'U'. With the New\_Din\_Buffer\_Cmd, the buffer changes from 'U' to 'N'. If the user's preparation cycle time is shorter than the bus cycle time, not all new input data are sent, but just the most current. At a 12 Mbit/s baud rate, it is more likely, however, that the user's preparation cycle time is larger than the bus cycle time. Then the VPC3+S sends the same data several times in succession.

During start-up, the VPC3+S does not go to DATA-EXCH before all parameter telegrams and configuration telegrams have been acknowledged.

If 'Diag.Freeze\_Mode = 1', there is no buffer change prior to sending.

The user can read the status of the state machine cell with the following codings for the four states: Nil, Dout\_Buf\_Ptr1, Dout\_Buf\_Ptr2 and Dout\_Buf\_Ptr3. The pointer for the current data is in the 'N' state.

Address			Designation						
Address	7         6         5         4         3         2         1         0         Designation								Designation
08H	F	=	U		N		D		Din_Buffer_SM

	Din_Buffer_SM, Address 08H:
bit 7-6	F: Assignment of the F-Buffer 00 = Nil 01 = Din_Buf_Ptr1 10 = Din_Buf_Ptr2 11 = Din_Buf_Ptr3
bit 5-4	U: Assignment of the U-Buffer 00 = Nil 01 = Din_Buf_Ptr1 10 = Din_Buf_Ptr2 11 = Din_Buf_Ptr3
bit 3-2	N: Assignment of the N-Buffer 00 = Nil 01 = Din_Buf_Ptr1 10 = Din_Buf_Ptr2 11 = Din_Buf_Ptr3
bit 1-0	D: Assignment of the D-Buffer 00 = Nil 01 = Din_Buf_Ptr1 10 = Din_Buf_Ptr2 11 = Din_Buf_Ptr3

Figure 6-14: Din-Buffer Management

Address				Bit Po	sition		Designation		
Address	7	6	5	4	3	2	1	0	Designation
09H	0	0	0	0	0	0	$\Downarrow$	$\downarrow$	New_Din_Buf_Cmd
							0	1	Din_Buf_Ptr1
							1	0	Din_Buf_Ptr2
							1	1	Din_Buf_Ptr3

Figure 6-15: Coding of New\_Din\_Buf\_Cmd

#### User\_Watchdog\_Timer

After start-up (DATA-EXCH state), it is possible that the VPC3+S continually answers Data\_Exchange telegrams without the user fetching the received Dout-Buffers or making new Din-Buffers available. If the user processor 'hangs up' the DP-Master would not receive this information. Therefore, a User\_Watchdog\_Timer is implemented in the VPC3+S.

This User\_WD\_Timer is an internal 16-bit RAM cell that is started from a user parameterized value R\_User\_WD\_Value and is decremented by the VPC3+S with each received Data\_Exchange telegram. If the timer reaches the value 0000H, the VPC3+S goes to the WAIT-PRM state and the DP\_SM carries out a LEAVE-MASTER. The user must cyclically set this timer to its start value. Therefore, 'Res\_User\_WD = 1' must be set in Mode Register 1. Upon receipt of the next Data\_Exchange telegram, the VPC3+S again loads the User\_WD\_Timer to the parameterized value R\_User\_WD\_Value and sets 'Res\_User\_WD = 0' (Mode Register 1). During power-up, the user must also set 'Res\_User\_WD = 1', so that the User\_WD\_Timer is set to its parameterized value.

## 6.2.6 Global\_Control (SAP 58)

The VPC3+S processes the Global\_Control telegrams like already described.

The first byte of a valid Global\_Control is stored in the R\_GC\_Command RAM cell. The second telegram byte (Group\_Select) is processed internally.

The interrupt behavior regarding to the reception of a Global\_Control telegram can be configured via bit 8 of Mode Register 2. The VPC3+S either generates the New\_GC\_Control interrupt after each receipt of a Global\_Control telegram (default) or just in case if the Global\_Control differs from the previous one.

The R\_GC\_Command RAM cell is not initialized by the VPC3+S. Therefore the cell has to be preset with 00H during power-up. The user can read and evaluate this cell.

In order to use Sync and Freeze, these functions must be enabled in the Mode Register 0.

Address				Bit Po	sition				Decimation
Address	7	6	5	4	3	2	1	0	Designation
3CH	Reserved	Reserved	Sync	Unsync	Freeze	Unfreeze	Clear_Data	Reserved	R_GC_ Command See below for coding
R_GC_Command, Address 3CH:									
bit 7-6	Reserve	ed							
	<b>Sync:</b> The output data transferred with a Data_Exchange telegram is changed from 'D' to 'N'. The following transferred output data is kept in 'D' until the next Sync command is given.								
	Unsync: The Uns		nmand o	cancels	the Syr	ic comm	nand.		
	Freeze: The inpu fetched a								ut data is not mand.
5.1.2	<b>Unfreez</b> The Unfi	••	ommano	d cance	ls the Fr	eeze co	ommand	ł.	
	Clear_D With this		and, the	output	data is o	deleted	in 'D' ar	nd is ch	anged to 'N'.
bit 0	Reserve	d							

Figure 6-16: Format of the Global\_Control Telegram

## 6.2.7 RD\_Input (SAP 56)

The VPC3+S fetches the input data like it does for the Data\_Exchange telegram. Prior to sending, 'N' is shifted to 'D', if new input data are available in 'N'. For 'Diag.Freeze\_Mode = 1', there is no buffer change.

## 6.2.8 RD\_Output (SAP 57)

The VPC3+S fetches the output data from the Dout\_Buffer in 'U'. The user must preset the output data with '0' during start-up so that no invalid data can be sent here. If there is a buffer change from 'N' to 'U' (through the

Next\_Dout\_Buffer\_Cmd) between the first call-up and the repetition, the new output data is sent during the repetition.

## 6.2.9 Get\_Cfg (SAP 59)

The user makes the configuration data available in the Read\_Config-Buffer. For a change in the configuration after the Chk\_Cfg telegram, the user writes the changed data in the Config-Buffer, sets 'En\_Change\_Cfg\_buffer = 1' (see Mode Register 1) and the VPC3+S then exchanges the Config-Buffer for the Read\_Config-Buffer. If there is a change in the configuration data during operation (for example, for a modular DP systems), the user must return with Go\_Offline command (see Mode Register 1) to WAIT-PRM.

## 7.1 Set\_(Ext\_)Prm (SAP 53 / SAP 61)

The PROFIBUS DP extensions require three bytes to implement the new parameterization function. The bits of the Spec\_User\_Prm\_Byte are included.

Ruto				Bit Po	sition				Designation
Byte	7	6	5	4	3	2	1	0	Designation
0 : 6									
7	DPV1_ Enable	Fail_Safe	Publisher_ Enable	Reserved	Reserved	WD_Base	Dis_Stop_ Control	Dis_Start_ Control	DPV1_Status_1
8	Enable_ Pull_Plug_Alarm	Enable Process_Alarm	Enable_ Diagnostic_Alarm	Enable_ Manufacturer_ Specific_Alarm	Enable_ Status_Alarm	Enable_ Update_Alarm	0	Chk_Cfg_Mode	DPV1_Status_2
9	PrmCmd	0	0	lsoM_Req	Prm Structure	Alarm_Mode			DPV1_Status_3
10 : 243									User_Prm_Data

Figure 7-1: Set\_Prm with DPV1\_Status bytes



If the extensions are used, the bit Spec\_Clear\_Mode in Mode Register 0 serves as Fail\_Safe\_required. Therefore it is used for a comparison with the bit Fail\_Safe in parameter telegram. Whether the DP-Master supports the Fail\_Safe mode or not is indicated by the telegram bit. If the DP-Slave requires Fail\_Safe but the DP-Master doesn't the Prm\_Fault bit is set.

If the VPC3+S should be used for DXB, IsoM or redundancy mode, the parameterization data must be packed in a Structured\_Prm\_Data block to distinguish between the User\_Prm\_Data. The bit Prm\_Structure indicates this.

If redundancy should be supported, the PrmCmd\_Supported bit in Mode Register 0 must be set.

Puto				Designation					
Byte	7	6	5	4	3	2	1	0	Designation
0									Structured_Length
1									Structure_Typ
2									Slot_Number
3									Reserved
4 : 243									User_Prm_Data

Figure 7-2 : Format of the Structured\_Prm\_Data block

Additional to the Set\_Prm telegram (SAP 61) a Set\_Ext\_Prm (SAP 53) telegram can be used for parameterization. This service is only available in state WAIT-CFG after the reception of a Set\_Prm telegram and before the reception of a Chk\_Cfg telegram. The new Set\_Ext\_Prm telegram simply consists of Structured\_Prm\_Data blocks.

The new service uses the same buffer handling as described by Set\_Prm. By means of the New\_Ext\_Prm\_Data interrupt the user can recognize which kind of telegram is entered in the Parameter-Buffer. Additional the SAP 53 must be activated by Set\_Ext\_Prm\_Supported bit in Mode Register 0.



The Aux-Buffer for the Set\_Ext\_Prm is the same as the one for Set\_Prm and has to be different from the Chk\_Cfg Aux-Buffer. Furthermore the Spec\_Prm\_Buf\_Mode in Mode Register 0 must not be used together with SAP 53.

## 7.2 PROFIBUS DP-V1

## 7.2.1 Acyclic Communication Relationships

The VPC3+S supports acyclic communication as described in the DP-V1 specification. Therefore a memory area is required which contains all SAPs needed for the communication. The user must do the initialization of this area (SAP-List) in Offline state. Each entry in the SAP-List consists of 7 bytes. The pointer at address 17H contains the segment base address of the first element of the SAP-List. The last element in the list is always indicated with FFH. If the SAP-List shall not be used, the first entry must be FFH, so the pointer at address 17H must point to a segment base address location that contains FFH.

The new communication features are enabled with DPV1\_Enable in the Set\_Prm telegram.

Puto				Bit Po	sition				Decignotion				
Byte	7	6	5	4	3	2	1	0	Designation				
0	Response _Sent			SA	SAP_Number								
1									Request_SA				
2									Request_SSAP				
3									Service_Supported				
4									Ind_Buf_Ptr[0]				
5									Ind_Buf_Ptr[1]				
6									Resp_Buf_Ptr				

e_Sent: Response-Buffer sent sponse sent onse sent
nber: 0 – 51
<b>SA:</b> The source address of a request is compared with this value. At s, the VPC3+S response with "no service activated" (RS). The default his entry is 7FH.
<b>SSAP:</b> The source SAP of a request is compared with this value. At s, the VPC3+S response with "no service activated" (RS). The default his entry is 7FH.
Supported: Indicates the permitted FDL service.
DL services allowed
Ptr[0]: pointer to Indication-Buffer 0
Ptr[1]: pointer to Indication-Buffer 1
f_Ptr: pointer to Response-Buffer

Figure 7-3: SAP-List entry

In addition an Indication- and Response-Buffer are needed. Each buffer consists of a 4-byte header for the buffer management and a data block of configurable length.

Puto					Designation				
Byte	7	6         5         4         3         2         1         0						0	Designation
0	USER	DNI	RESP	INUSE					Control
1									Max_Length
2									Length
3									Function Code

	SAP-List entry:									
Byte 0	Control: bits for buffer management									
	USER buffer assigned to user									
	IND indication data included in buffer									
	RESP response data included in buffer									
	INUSE buffer assigned to VPC3+S									
Byte 1	Max_Length: length of buffer									
Byte 2	Length: length of data included in buffer									
Byte 3	Function Code: function code of the telegram									

Figure 7-4: Buffer Header

## **Processing Sequence**

A received telegram is compared with the values in the SAP-List. If this check is positive, the telegram is stored in an Indication-Buffer with the INUSE bit set. In case of any deviations the VPC3+S responses with "no service activated" (RS) or if no free buffer is available with "no resource" (RR). After finishing the processing of the incoming telegram, the INUSE bit is reset and the bits USER and IND are set by VPC3+S. Now the FDL\_Ind interrupt is generated. Polling telegrams do not produce interrupts. The RESP bit indicates response data, provided by the user in the Response-Buffer. The Poll\_End\_Ind interrupt is set after the Response-Buffer is sent. Also bits RESP and USER are cleared.

DP-Master	PROFIBUS	DP-Slave
	Request to acyclic SAP ->	fill Indication-Buffer
	<- short acknowledgement (SC)	
	Polling telegram to acyclic SAP ->	process data
	<- short acknowledgement (SC)	proceed data
	:	
	:	
	:	update Response- Buffer
	Polling telegram to acyclic SAP ->	
	<- Response from acyclic	

Figure 7-5: acyclic communication sequence

VPC3+S	Firmware
set Request_SA / Request_SSA	
set INUSE in Control of Ind_Buf	
write data in Ind_Buf	
clear INUSE and set USER and IND in Control o	f Ind_Buf
set FDL_Ind interrupt	
	clear FDL_Ind interrupt
	search for Ind_Buf with IND = 1
	read Ind_Buf
	clear IND in Control of Ind_Buf
	write Response in Resp_Buf
	set RESP in Control of Resp_Buf
check on RESP = 1	
read Resp_Buf	
clear RESP and USER in Control of Resp_Buf	
set Response_Sent	
set Poll_End_Ind interrupt	
	clear Poll_End_Ind interrupt
	search for SAP with Response_Sent = 1
	clear Response_Sent

Figure 7-6: FDL-Interface of VPC3+S (e.g. same Buffer for Indication and Response)

#### 7.2.2 Diagnosis Model

The format of the device related diagnosis data depends on the GSD keyword DPV1\_Slave in the GSD. If 'DPV1\_Slave = 1', alarm and status messages are used in diagnosis telegrams. Status messages are required by the Data eXchange Broadcast service, for example. Alarm\_Ack is used as the other acyclic services.

## 7.3 PROFIBUS DP-V2

## 7.3.1 DXB (Data eXchange Broadcast)

The DXB mechanism enables a fast slave-to-slave communication. A DP-Slave that holds input data significant for other DP-Slaves, works as a Publisher. The Publisher can handle a special kind of Data\_Exchange request from the DP-Master and sends its answer as a broadcast telegram. Other DP-Slaves which are parameterized as Subscribers can monitor this telegram. A link is opened to the Publisher if the address of the Publisher is registered in the linktable of the Subscriber. If the link has been established correctly, the Subscriber can receive the input data from the Publisher.




Figure 7-7 : Overview DXB

The VPC3+S can handle a maximum of 29 links simultaneously.

## Publisher

A Publisher is activated with 'Publisher\_Enable = 1' in DPV1\_Status\_1. The time minT<sub>SDR</sub> must be set to 'T<sub>ID1</sub> = 37 t<sub>bit</sub> + 2 T<sub>SET</sub> + T<sub>QUI</sub>'.

All Data\_Exchange telegrams containing the function code 7 (Send and Request Data Multicast) are responded with destination address 127. If Publisher mode is not enabled, these requests are ignored.

## Subscriber

A Subscriber requires information about the links to its Publishers. These settings are contained in a DXB Linktable or DXB Subscribertable and transferred via the Structured\_Prm\_Data in a Set\_Prm or Set\_Ext\_Prm telegram. Each Structured\_Prm\_Data is treated like the User\_Prm\_Data and therefore to be evaluated by the user. From the received data the user has to generate DXB\_Link\_Buf and DXB\_Status\_Buf entries. The watch-dog must be enabled to make use of the monitoring mechanism. The user must check this.

Puto				Bit Po	sition				Designation
Byte	7	6	5	4	3	2	1	0	Designation
0									Structured_Length
1	0	0	0	0	0	0	1	1	Structure_Type
2	0	0	0	0	0	0	0	0	Slot_Number
3	0	0	0	0	0	0	0	0	Reserved
4	0	0	0	0	0	0	0	1	Version
5									Publisher_Addr
6									Publisher_Length
7									Sample_Offset
8									Sample_Length
9 : 120									further link entries

Figure 7-8: Format of the Structured\_Prm\_Data with DXB Linktable (specific link is grey scaled)

Dute				Bit Po	sition				Designation
Byte	7	6	5	4	3	2	1	0	Designation
0									Structured_Length
1	0	0	0	0	0	1	1	1	Structure_Type
2	0	0	0	0	0	0	0	0	Slot_Number
3	0	0	0	0	0	0	0	0	Reserved
4	0	0	0	0	0	0	0	1	Version
5									Publisher_Addr
6									Publisher_Length
7									Sample_Offset
8									Dest_Slot_Number
9									Offset_Data_Area
10									Sample_Length
11 : 120									further link entries

Figure 7-9: Format of the Structured\_Prm\_Data with DXB Subscribertable (specific link is grey scaled)

The user must copy the link entries of DXB Linktable or DXB Subscribertable, without Dest\_Slot\_Number and Offset\_Data\_Area, into the DXB\_Link\_Buf and set R\_Len\_DXB\_Link\_Buf. Also the user must enter the default status message in DXB\_Status\_Buf with the received links and write the appropriate values to R\_Len\_DXB\_Status\_Buf. After that, the parameterization interrupt can be acknowledged.

Byte				Bit Pos	sition				Designation
Буге	7	6	5	4	3	2	1	0	Designation
0	0	0			Block_	Header_Byte			
1	1	0	0	0	0	0	1	1	Status_Type
2	0	0	0	0	0	0	0	0	Slot_Number
3	0	0	0	0	0	0	0	0	Status_Specifier
4									Publisher_Addr
5	Link_ Status	Link_ Error	0	0	0	0	0	Data_ Exist	Link_Status
6 : 61									further link entries

	Link_Status:
bit 7	Link_Status :
	<ul> <li>1 = active, valid data receipt during last monitoring period</li> <li>0 = not active, no valid data receipt during last monitoring period (DEFAULT)</li> </ul>
bit 6	Link_Error: 0 = no faulty Broadcast data receipt (DEFAULT) 1 = wrong length, error occurred during reception
bit 0	Data_Exist: 0 = no correct Broadcast data receipt during current monitoring period (DEFAULT) 1 = error free reception of Broadcast data during current monitoring period

Figure 7-10: DXB\_Link\_Status\_Buf (specific link is grey scaled)

#### **Processing Sequence**

The VPC3+S processes DXBout-Buffers like the Dout-Buffers. The only difference is that the DXBout-Buffers are not cleared by the VPC3+S.

The VPC3+S writes the received and filtered broadcast data in the 'D' buffer. The buffer contains also the Publisher\_Address and the Sample\_Length. After error-free receipt, the VPC3+S shifts the newly filled buffer from 'D' to 'N'. In addition, the DXBout interrupt is generated. The user now fetches the current output data from 'N'. The buffer changes from 'N' to 'U' with the Next\_DXBout\_Buffer\_Cmd.

Duto			Designation						
Byte	7	6	5	4	3	2	1	0	Designation
0									Publisher_Addr
1									Sample_Length
2 : 246									Sample_Data

Figure 7-11: DXBout-Buffer

When reading the Next\_DXBout\_buffer\_Cmd the user gets the information which buffer ('U' buffer) is assigned to the user after the change, or whether a change has taken place at all.

Address				Designation						
Address	7	6	5	4	3	2	1	0	Designation	
12H	F		U		N		D		DXBout_Buffer_SM	

	DXBout_Buffer_SM, Address 0AH:
bit 7-6	F: Assignment of the F-Buffer 00 = Nil 01 = DXBout_Buf_Ptr1 10 = DXBout_Buf_Ptr2 11 = DXBout_Buf_Ptr3
bit 5-4	U: Assignment of the U-Buffer 00 = Nil 01 = DXBout_Buf_Ptr1 10 = DXBout_Buf_Ptr2 11 = DXBout_Buf_Ptr3
bit 3-2	N: Assignment of the N-Buffer 00 = Nil 01 = DXBout_Buf_Ptr1 10 = DXBout_Buf_Ptr2 11 = DXBout_Buf_Ptr3
bit 1-0	D: Assignment of the D-Buffer 00 = Nil 01 = DXBout_Buf_Ptr1 10 = DXBout_Buf_Ptr2 11 = DXBout_Buf_Ptr3

Figure 7-12: DXBout-Buffer Management

Address			Designation						
Audress	7	6	5	4	3 2 1 0		0	Designation	
13H	0	0	0	0	0	State_U_ Buffer	Ind_U_	Buffer	Next_DXBout_ Buf_Cmd See coding below

	Next_DXBout_Buf_Cmd, Address 0BH:
bit 7-3	Don't care: Read as '0'
bit 2	State_U_Buffer: State of the User-Buffer 0 = no new U buffer 1 = new U buffer
bit 1-0	Ind_U_Buffer: Indicated User-Buffer 01 = DXBout_Buf_Ptr1 10 = DXBout_Buf_Ptr2 11 = DXBout_Buf_Ptr3

Figure 7-13: Coding of Next\_DXBout\_Buf\_Cmd

#### Monitoring

After receiving the DXB data the Link\_Status in DXB\_Status\_Buf of the corresponding Publisher is updated. In case of an error the bit Link\_Error is set. If the processing is finished without errors, the bit Data\_Exist is set.

In state DATA-EXCH the links are monitored in intervals defined by the parameterized watchdog time. After the monitoring time runs out, the VPC3+S evaluates the Link\_Status of each Publisher and updates the bit Link\_Status. The timer restarts again automatically.

Event	Link_	Link_	Data_
Lvent	Status	Error	Exist
valid DXB data receipt		0	1
faulty DXB data receipt	0	1	0
WD_Time elapsed AND Data_Exist = 1	1	0	0
WD_Time elapsed AND Link_Error = 1	0	0	0

Figure 7-14: Link\_Status handling



To enable the monitoring of Publisher-Subscriber links the watchdog timer must be enabled in the Set\_Prm telegram. The user must check this.

#### 7.3.2 IsoM (Isochronous Mode)

The IsoM synchronizes DP-Master, DP-Slave and DP-Cycle. The isochronous cycle time starts with the transmission of the SYNCH telegram by the IsoM master. If the IsoM support of the VPC3+S is enabled, a synchronization signal at Pin C4 (SYNC) is generated by each reception of a SYNCH telegram. The SYNCH telegram is a special coded Global\_Control request.




Figure 7-15: Telegram sequences in IsoM with one DP-Master (Class 1)

Two operation modes for cyclic synchronization are available in the VPC3+S:

- 1. Isochronous Mode: Each SYNCH telegram causes an impulse on the SYNC output and a New\_GC\_Command interrupt. In this mode the IsoM-PLL can be used for compensation of jitter and loss of synchronization.
- 2. Simple Sync Mode: A Data\_Exchange telegram no longer causes a DX\_Out interrupt immediately, rather the event is stored in a flag. By a following SYNCH message reception, the DX\_Out interrupt and a synchronization signal are generated at the same time. Additionally a New\_GC\_Command interrupt is produced, as the SYNCH telegram behaves like a regular Global\_Control telegram to the DP state machine. If no Data\_Exchange telegram precedes the SYNCH telegram, only the New\_GC\_Command interrupt is generated.

Dute		Decignotion							
Byte	7	6	5	4	3	2	1	0	Designation
0	0	0						0	Control_Command
1	Group_8 = 1								Group_Select

#### Figure 7-16: IsoM SYNCH telegram

Each Global\_Control is compared with the values that can be adjusted in Control\_Command\_Reg (0Eh) and Group\_Select\_Reg (0Fh). If the values are equal a SYNCH telegram will be detected.

telegrams	Data_Ex	SYNCH	SYNCH	Data_Ex	GC	SYNCH
IsoM	 			l l		 
SYNC	 				 	
DX_Out*	'n_		   		   	   
New_GC_Command*	I					h
Simple Sync Mode	   					
SYNC	 			 		
DX_Out*	I				 	
New_GC_Command*	 			   		

Figure 7-17: SYNC-signal and interrupts for synchronization modes (picture only shows the effects by reception of telegrams; time between telegrams is not equal)

## **Isochronous Mode**

To enable the Isochronous Mode in the VPC3+S, bit SYNC\_Ena in Mode Register 2 must be set. Additionally the Spec\_Clear\_Mode in Mode Register 0 must be set. The polarity of the SYNC signal can be adjusted with the SYNC\_Pol bit. The register Sync\_PW contains a multiplicator with the base of 1/12  $\mu$ s to adjust the SYNC pulse width. Settings in the Set\_Prm telegram are shown below.



The Structured\_Prm\_Data block IsoM (Structure\_Type = 4) is also required for the application. If it is sent by Set\_Prm telegram the bit Prm\_Structure must be set.

Duta			Designation						
Byte	7	6	5	4	3	2	1	0	Designation
0			Sync_Req = 0	Freeze_Req = 0					Station_Status
1									WD_Fact_1
2									WD_Fact_2
3									minT <sub>SDR</sub>
4									Ident_Number_High
5									Ident_Number_Low
6	$Group_8 = 0$								Group_Ident
7		Fail_Safe = 1							DPV1_Status_1
8									DPV1_Status_2
9				IsoM_Req = 1					DPV1_Status_3
10 : 246									User_Prm_Data

Figure 7-18: Format of Set\_Prm telegram for IsoM

### **DP-Slave in an IsoM network**

To enable cyclic synchronization via the 'Simple Sync Mode', the bit DX\_Int\_Port in Mode Register 2 has to be set. Bit SYNC\_Ena must not be set. The settings of the pulse polarity are adjusted like described in the IsoM section.

For the parameterization telegram the DP format is used. Though the DPV1\_Status bytes 1-3 could be used as User\_Prm\_Data, it is generally recommended starting the User\_Prm\_Data at byte 10.

Byte	Bit Position								Designation
Буге	7	6	5	4	3	2	1	0	Designation
0			Sync_Req = depends on SYNCH-format	Freeze_Req = depends on SYNCH-format					Station_Status
1									WD_Fact_1
2									WD_Fact_2
3									minT <sub>SDR</sub>
4									Ident_Number_High
5									Ident_Number_Low
6	Group_8 = 1								Group_Ident
7									DPV1_Status_1
8									DPV1_Status_2
9									DPV1_Status_3
10 : 246									User_Prm_Data

Figure 7-19: Format of Set\_Prm for DP-Slave using isochronous cycles

In opposite to IsoM the first DX\_Out interrupt is generated after the receipt of a SYNCH telegram. If no Data\_Exchange telegram had been received before a SYNCH occurred, no synchronization signal is generated.





For this mechanism the interrupt controller is used. Hence no signal will be generated, if the mask for DX\_Out in the IMR is set. Since the synchronization signal is now the DX\_Out interrupt, it remains active until the interrupt is acknowledged.

### 7.3.2.1 IsoM-PLL

The PLL shall handle following issues:

- The jitter of the SYNCH telegrams has to be smoothed by the PLL. If the jitter exceeds a certain limit, the PLL will recognize a loss of the synchronization.
- SYNCH telegrams lost due to bus disturbances have to be compensated.
- Phase shifts due to line delay between the different DP-slaves may be compensated.
- Generation of a SYNC clock in every slave cycle. The slave application cycle time must be an integer part of DP cycle time.





To enable the IsoM-PLL in the VPC3+S, bit PLL\_Supported in Mode Register 3 must be set and the IsoM must be parameterized. A Structured\_Prm\_Data block for IsoM in the parameter telegram contains the configuration values for the PLL.



The PLL can be used in Isochronous Mode only (not in Simple Sync Mode). The user has to take care that the value of SYNC\_PW\_Reg matches the SYNC cycle time, which could be smaller than the DP cycle time now.

Direction	Parameter	Description					
	Global_Control clock	indicates arriving SYNCH telegram					
	PLL start	start and stop of PLL					
	SYNC mode	SYNC clock synchronized to Global_Control clock					
	SYNC enable	enable SYNC clock after successful synchronization					
	specific clock enable	enable only clock0, input or output clock					
	SYNC cycle time (T <sub>SYNC</sub> )	period of SYNC clock cycle; shall be an integer part of DP cycle time					
IN	ratio of DP cycle to SYNC cycle (n)	number of SYNC clock cycles per $T_{DP}$					
	E_limit	number of acceptable synchronization errors					
	input time (T <sub>PLL_I</sub> )	point in time for actual value acquisition					
	output time (T <sub>PLL_O</sub> )	point in time for setpoint transfer					
	PLL window (T <sub>PLL_W</sub> )	half the width of the tolerance window					
	First_Window	start value of PLL window					
	PLL delay time $(T_{PLL_D})$	delay of the generated SYNC clock, to compensate phase shifts between slaves due to the runtimes of SYNCH telegram					
	SYNC clock	output clock of the PLL					
	SYNCH error	synchronization errors detected, resynchronization necessary					
	PLL synchronized	PLL is synchronized with the DP-Masters SYNCH					
OUT	hit display	SYNCH telegram arrived within tolerance window					
	clock0 display	SYNC clock coincides with the (expected) Global_Control clock					
	input clock display	SYNC clock designated for actual value acquisition					
	output clock display	SYNC clock designated for setpoint transfer					

If E_limit is reached, a SYNC clock is generated, too.	If E	limit is reached	a SYNC clo	ock is generated, to	<b>)</b> 0.
--	------	------------------	------------	----------------------	-------------

Figure 7-21: Inputs and outputs of the PLL

Dute				Bit Po	sition				Designation
Byte	7	6	5	4	3	2	1	0	Designation
0	0	0	0	1	1	1	0	0	Structured_Length
1	0	0	0	0	0	1	0	0	Structure_Type
2	0	0	0	0	0	0	0	0	Slot_Number
3	0	0	0	0	0	0	0	0	Reserved
4	0	0	0	0	0	0	0	1	Version
5 : 8	(= 31,					000 / 12 us / 500		00 μs)	T <sub>BASE_DP</sub> : Time Base for T <sub>DP</sub> (Time Base 1/12 μs)
9 : 10		Note	GSD-S	1(2 Spezifika		P_MAX=3	32 ms		T <sub>DP</sub> : DP Cycle Time (Time Base T <sub>BASE_DP</sub> )
11				T <sub>MAPC</sub> : Master Application Cycle Time (Time Base T <sub>DP</sub> )					
12 : 15	375 / 750 / 1500 / 3000 / 6000 / 12000 (= 31,25 μs / 62,5 μs / 125 μs / 250 μs / 500 μs / 1000 μs)								T <sub>BASE_IO</sub> : Time Base of T <sub>I</sub> ,T <sub>O</sub> (Time Base 1/12 μs)
16 : 17				0(2	<sup>16</sup> -1)				T <sub>I</sub> : Instant in Time of the Actual Value Acquistion (Time Base T <sub>BASE_IO</sub> )
18 : 19					T <sub>o</sub> : Instant in Time of the setpoint transfer (Time Base T <sub>BASE_IO</sub> )				
20 : 23					T <sub>DX</sub> : Data_Exchange Time (Time Base 1/12 μs)				
24 : 25			1(		T <sub>PLL_W</sub> : PLL Window (Time Base 1/12 μs)				
26 : 27			0	(2 <sup>16</sup> -1) (	Default	: 0)			T <sub>PLL_D</sub> : PLL Delay Time (Time Base 1/12 μs)

#### Figure 7-22: Format of Structured\_Prm\_Data with IsoM Parameter

The following input parameters have to be calculated by firmware: - SYNC cycle time:

-

$$T_{SYNC} = \frac{T_{DP}}{n} = \frac{T_{DP}}{Number \_ of \_ SYNC + 1}$$
  
start value of PLL window:  
First \_Window  $\ge T_{PLL_w} \cdot n1 + T_{DP} \cdot n2$  with  $n1 > 1$ ;  $n2 > 0,0003$ 

The base address of the PLL-Buffer depends on the memory mode:2K Byte mode:7C0H4K Byte mode:FC0H

Duta				Bit Po	sition				Desimution
Byte	7	7 6 5 4 3 2 1 0							Designation
0	In_Clock_ Detect Detect Detect Detect PLL_Synched GC_Clock GC_Clock Detect Detect LError GC_Clock								Status
1	rese	rved	Enable_ In_Clock	Enable_ Out_Clock	Enable_ GC_Clock	SYNC_Mode	SYNC_Enable	PLL_Start	Command
2 : 3	1(2 <sup>16</sup> -1) (Default: 12)								$T_{\text{PLL}_W}:$ PLL_Window (Time Base $\frac{1}{12}$ µs)
4 : 5	0(2 <sup>16</sup> -1) (Default: 0)								$\begin{array}{l} \text{T}_{\text{PLL}\_\text{D}}\text{:} \\ \text{PLL}\_\text{Delay}\_\text{Time} \\ \text{(Time Base } \frac{1}{12} \ \mu\text{s}) \end{array}$
6 : 9				1(2	. <sup>32</sup> -1)				$\begin{array}{l} \text{T}_{\text{SYNC}}:\\ \text{SYNC}_{\text{Cycle}_{\text{Time}}}\\ \text{(Time Base } \frac{1}{48} \ \ \mu\text{s}) \end{array}$
10 :			rese	rved			Numb SYN0	er_of_ C(9:8)	Number_of_SYNC
11			Nun	nber_of	_SYNC(	(7:0)			
12 : 15	1(2 <sup>32</sup> -1)								First_Window (Time Base $\frac{1}{48}$ µs)
16 :			rese	rved			T <sub>PLL_I</sub>	(9:8)	T <sub>PLL_I</sub> :
17				T <sub>PLL_I</sub>	(7:0)				Input_Time (Time Base T <sub>SYNC</sub> )
18			rese	rved			T <sub>PLL_C</sub>	o (9:8)	T <sub>PLL_O</sub> :
19				T <sub>PLL_C</sub>	o (7:0)				Output_Time (Time Base T <sub>SYNC</sub> )
20				02	255				E_limit

	PLL Buffer
GC_Clock_Hit r-0	<b>GC_clock_Hit</b> : The VPC3+ has received a valid 'SYNCH telegram' during the tolerance window.
GC_Clock_ Detect r-0	<b>GC_Clock_Detect</b> : Last SYNC signal coincides with the (expected) 'SYNCH telegram'.
GC_Clock_Errror r-0	<b>GC_Clock_Error</b> : PLL detects Synchronization Errors and has to be resynchronized.
PLL_synched r-0	PLL_synched: PLL is synchronized with the DP-Masters SYNCH.
Out_Clock_Detect r-0	<b>Out_Clock_Detect</b> : Last SYNC signal coincides with the instant in time of the setpoint transfer.
In_Clock_Detect r-0	In_Clock_Detect: Last SYNC signal coincides with the instant in time of the actual value acquisition.
PLL_Start rw-0	PLL_Start: 0 = PLL is stopped 1 = PLL is started
SYNC_Enable rw-0	SYNC_Enable: 0 = SYNC signal is not enabled 1 = SYNC signal is send to DATAEXCH_N
SYNC_Mode rw-0	<b>SYNC_Mode</b> : 0 = SYNC signal not synchronized to 'SYNCH telegram' 1 = SYNC signal synchronized to 'SYNCH telegram'
Enable_GC_Clock rw-0	<ul> <li>Enable_GC_Clock:</li> <li>0 = generate no SYNC signal coincides with the (expected) 'SYNCH telegram'</li> <li>1 = generate SYNC signal coincides with the (expected) 'SYNCH telegram'</li> </ul>
Enable_Out_Clock rw-0	<b>Enable_Out_Clock</b> : 0 = generate no SYNC signal at T <sub>O</sub> 1 = generate SYNC signal at T <sub>O</sub>
Enable_In_Clock rw-0	Enable_In_Clock: 0 = generate no SYNC signal at T <sub>1</sub> 1 = generate SYNC signal at T <sub>1</sub>

Number_of_SYNC rw-0	Number_of_SYNC: Number of SYNC cycles per DP cycle: Number_of_SYNC + 1
T <sub>PLL_1</sub>	Input_Time:
rw-0	Number of SYNC cycles from start of DP cycle up to T <sub>I</sub>
T <sub>PLL_O</sub> rw-0	Output_Time: Number of SYNC cycles from start of DP cycle up to $T_0$
E_limit	<b>E_limit</b> :
rw-0	Number of acceptable synchronization errors during time interval.

Figure 7-23: Format of the PLL\_Buffer



 $T_{\rm I}$  in the Structured\_Prm\_Data block is the period of time between actual value acquisition and the start of new DP cycle whereas  $T_{\rm PLL_I}$  is the period of time from the start of DP cycle to the point of data acquisition.




Figure 7-24: configuration of  $T_{PLL_0}$  and  $T_{PLL_1}$ 

If none of the Enable\_xx\_Clock bits is set the PLL generates a SYNC clock after every expiration of the slave application cycle (=  $T_{SYNC}$ ).


VPC3+S	Firmware
	configure DP-Slave for IsoM
	set PLL_Support
receive Set_(Ext_)Prm	
set New_(Ext_)Prm_Data interrupt	
	acknowledge New_(Ext_)Prm_Data interrupt
	configure PLL
receive SYNCH telegrams	
	set PLL_Start
synchronization of PLL to GC clock $\rightarrow$ set hit display	
Set fill display	set Sync_Enable
release clock on SYNC pin	Set Sync_Linable

Figure 7-25: Start up of PLL (grey scaled task omitted if SYNC\_Mode=0)

## 7.3.3 CS (Clock Synchronization)

The Clock Synchronization mechanism synchronizes the time between devices on a PROFIBUS segment. A time master is a DP-Master. The scheme used is a "backwards time based correction". The knowledge of when a special timer event message was broadcasted is subsequently used to calculate appropriate clock adjustments.

The synchronized time can be used for time stamp mechanism.



#### Figure 7-26: clock synchronization mechanism

The clock synchronization sequence consists of two messages broadcasted by the time master. When the first message, called Time\_Event, is received the VPC3+S starts the receive delay timer ( $t_{RD}$ ). The time master then sends a second message, called Clock\_Value, which contains the actual time when the Time\_Event was sent plus the send delay time ( $t_{SD}$ ). By receiption of the second message the Clock\_Sync interrupt will be generated. To achieve the most accuracy the receive delay timer is running until the user reads the Clock\_Sync-Buffer.

The VPC3+S only synchronizes the received telegrams, the system time management is done by the user. The user has also to account for the time after the receive delay timer has been read till the update of the system time ( $t_{PD}$ : process delay time).

The time for transmission delay ( $t_{DT}$ : CS\_Delay\_Time) and the Clock\_Sync\_Interval are communicated to the VPC3+S by a Structured\_Prm\_Data block. The CS\_Delay\_Time is used by the user to calculate the system time:  $t_s = Clock_Value_Time_Event + t_{DT} + t_{RD} + t_{PD}$ 

Duto	Bit Position								Designation
Byte	7	6	5	4	3	2	1	0	Designation
0									Structured_Length
1	0	0	0	0	1	0	0	0	Structure_Type
2	0	0	0	0	0	0	0	0	Slot_Number
3	0	0	0	0	0	0	0	0	Reserved
4									Clock_Sync_Interval
: 5									Time Base 10 ms
6									
:	Fraction Part of Seconds (2 <sup>31</sup> 0)								CS Delay Time
13			Bas	e is 1/(2	<sup>32</sup> ) Seco	onds			can be omitted

Figure 7-27: Format of Structured_	Prm	Data with Time AR

Duto				Bit Po	sition				Designation
Byte	7	6	5	4	3	2	1	0	Designation
		Seco							
0	c	or since	)	Clock_Value_					
: 7		F	raction	Part of	Second	s (2 <sup>31</sup> 0	))		Time_Event
			Bas						
		Seco	onds (2 <sup>3</sup>						
8	c	or since	7.2.203	)	Clock_Value_				
15		F		previous_TE					
			Bas	e is 1/(2	<sup>32</sup> ) Seco	onds			
16	C CV traserviert								Clock_Value_Status1
17	ANH	SWT	reserviert	С	R			SYF	Clock_Value_Status2

Figure 7-28: Format of Clock\_Value

#### **Processing Sequence**

The Clock\_Sync\_Interval is a time for monitoring and has to be written into the Clock\_Sync-Buffer by the user. The Time Receiver state machine in the VPC3+S is started after this write access. The value for Clock\_Sync\_Interval is locked until the next LEAVE-MASTER or a new parameterization occurs. In addition it can be unlocked if the user set the Stop\_Clock\_Sync in Command byte. Following to a clock synchronization sequence the Clock\_Sync interrupt will be asserted. Further information is contained in the Status byte. If an overflow of the Receive\_Delay\_Timer occurs the Status byte will be cleared. The VPC3+S cannot write new data to the Clock\_Sync-Buffer until the user has acknowledged the Clock\_Sync interrupt. Hence to ensure no new data overwrites the buffer, the user should read out the buffer before acknowledging the interrupt.

The base address of the Clock\_Sync-Buffer depends on the memory mode: 2K Byte mode: 7E0H 4K Byte mode: FE0H

Duto				Bit Po	sition				Decignotion
Byte	7	6	5	4	3	2	1	0	Designation
0			Status						
1	Clock_Value_ Check_Fina Ignore_Cyclic_ State_Machine Stop_ Clock_Sync								Command
2	C CV reserved							Clock_Value_Status1	
3	ANH SWT							Clock_Value_Status2	
		Secon	ds (2 <sup>32</sup> -	1 0) s	ince 1.1	.1900 0	0:00,00		
4	0						FF4400	H	Clock_Value_
11		Fra	action P			-	. 0)		Time_Event
			Base	e is 1/(2		onds			
12				(2 <sup>32</sup> -7	1 0)				Receive_Delay_Time
15				Time Ba	ase 1 µs	6			http://www.boldy_hind
		Secon	ds (2 <sup>32</sup> -	1 0) s	ince 1.1	.1900 0	0:00,00		
16	or since 7.2.2036 6:28:16 if value < 9DFF4400H								Clock_Value_
23		Fra	action P				. 0)		previous_TE
			Base	e is 1/(2	<sup>32</sup> ) Sec	onds			
24				(2 <sup>16</sup> -7	1 0)				
25			Т	ïme Ba	se 10 m	S			Clock_Sync_Interval

	Clock_Sync-Buffer		
Status bit 7-2 r-000000	Reserved		
Status bit 1 r-0	<b>Clock_Sync_Violation</b> : Wrong telegram or Time period of 2*T <sub>CSI</sub> expired after reception of Time_Event.		
Status bit 0 r-0	Set_Time: The VPC3+D has received a valid 'Clock_Value telegram' and made the data available in the Clock_Sync-Buffer.		
Command bit 7-3 r-00000	Reserved		
Command bit 2 rw-0	Clock_Value_Check_Ena:		
	0 = don't evaluate Clock_Value_previous_TE 1 = check Clock_Value_previous_TE with local variable Time_Last_Rcvd		
Command bit 1 rw-0	Ignore_Cyclic_State_Machine: 0 = Clock Synchronization stops after the receiption of a new Set_Prm or a LEAVE-MASTER 1 = Clock Synchronization continues until the user set Stop_Clock_Sync		
Command bit 0 w-0	<b>Stop_Clock_Sync</b> : Stop the Clock Synchronization, in order to write a new $T_{CSI}$ without a previous Set_Prm or LEAVE-MASTER. The Bit is cleared by the Time_Receiver State Machine.		
Clock_Value_ Status1 bit 7 r-0	<b>C: Sign of CV</b> 0 = add correction value to Time 1 = substract correction value to Time		
Clock_Value_ Status1 bit 6-2 r-00000	<b>CV: Correction Value</b> 0 = 0 min 131 = 30930 min		
Clock_Value_ Status1 bit 1-0 r-00	Reserved		

	Clock_Sync-Buffer		
Clock_Value_ Status2 bit 7 r-0	ANH: Announcment Hour 0 = no change planned within the next hour 1 = a change of SWT will occur within the next hour		
Clock_Value_ Status2 bit 6 r-0	SWT: Summertime 0 = Winter Time 1 = Summer Time		
Clock_Value_ Status2 bit 5 r-0	Reserved		
Clock_Value_ Status2 bit 4-3 r-00	<b>CR: Accuracy</b> 0 = 1 ms 1 = 10 ms 2 = 100 ms 3 = 1 s		
Clock_Value_ Status2 bit 2-1 r-00	Reserved		
Clock_Value_ Status2 bit 0 r-0	SYF: Synchronisation Active: 0 = Clock_Value_Time_Event is synchronized 1 = Clock_Value_Time_Event is not synchronized		
r-0	<b>Clock_Value_Time_Event</b> : Same format as defined in IEC 61158-6 is used. Value is stored with the most significant byte at the lowest address. No address swapping is done for Intel format.		
r-0	<b>Receive_Delay_Time</b> : Value is stored with the most significant byte in address 12. No address swapping is done for Intel format.		
r-0	<b>Clock_Value_previous_TE</b> : Same format as defined in IEC 61158-6 is used. Value is stored with the most significant byte at the lowest address. No address swapping is done for Intel format.		
rw-0	<b>Clock_Sync_Interval</b> : Value is stored with the most significant byte in address 24. No address swapping is done for Intel format.		

Figure 7-29: Format of the Clock\_Sync-Buffer

VPC3+S		Firmware
	ı	set CS_Supported
reception of Set_(Ext_)Prm		
set New_(Ext_)Prm_Data interrupt		
		acknowledge interrupt
		write Clock_Sync_Interval to CS-Buffer
reception of Time_Event		
start Receive_Delay_Timer		
reception of Clock_Value		
set Clock_Sync interrupt		
		read CS_Status
		IF (Set_Time='1') THEN
stop Receive_Delay Timer		read CS_Buffer
		update system time
		END IF
		acknowledge interrupt

Figure 7-30: communication scheme

Notes:

## 8.1 Universal Processor Bus Interface

#### 8.1.1 Overview

The VPC3+S can be interfaced by using either a parallel 8-bit data interface or an SPI or I2C interface.

In parallel mode the VPC3+S provides an 8-bit data interface with an 11-bit address bus. The VPC3+S supports all 8-bit processors and microcontrollers based on the 80C51/52 (80C32) from Intel, the Motorola HC11 family, as well as 8- /16-bit processors or microcontrollers from the Siemens 80C166 family, X86 from Intel and the HC16 and HC916 family from Motorola. Because the data formats from Intel and Motorola are different, VPC3+S automatically carries out 'byte swapping' for accesses to the following 16-bit registers (Interrupt Register, Status Register and Mode Register 0) and the 16-bit RAM cell (R\_User\_WD\_Value). This makes it possible for a Motorola processor to read the 16-bit value correctly. Reading or writing takes place, as usual, through two accesses (8-bit data bus).

Four SPI modes are supported which differ in clock polarity and clock phase. In these interface modes the VPC3+S acts like a memory device with serial (SPI) interface connected to the CPU. The chip needs to be selected by pulling the Slave-Select pin (SPI\_XSS) low before receiving clock pulses via SPI\_SCK pin from the CPU. Depending on the OP-code received the VPC3+S carries out a read or write operation starting at the specified address inside the internal memory. Serial data is shifted in via SPI\_MOSI pin and shifted out via SPI\_MISO pin.

In I2C mode the VPC3+S can be connected to an I2C network by using the pins I2C\_SCK and I2C\_SDA. In this mode the VPC3+S acts like a memory device with serial (I2C) interface connected to the CPU. The chip supports slave mode only and the desired slave address can be selected by using the pins I2C\_A[6:0]. Upon reception of the correct slave address and depending on the status of the R/W bit the VPC3+S carries out a read or write operation starting at the specified address inside the internal memory.

The Bus Interface Unit (BIU) and the Dual Port RAM Controller (DPC) that controls accesses to the internal RAM belong to the processor interface of the VPC3+S.

The VPC3+S is supplied with a clock pulse rate of 48MHz. In addition, a clock divider is integrated. The clock pulse is divided by 2 (Pin: DIVIDER = '1') or 4 (Pin: DIVIDER = '0') and applied to the pin CLKOUT. This allows the connection of a slower controller without additional expenditures in a low-cost application.

## 8 Hardware Interface

## 8.1.2 Parallel Interface Modes

The Bus Interface Unit (BIU) is the interface to the connected processor/microcontroller. This is a synchronous or asynchronous 8-bit interface with an 11-bit (12-bit in 4K Byte mode) address bus. The interface is configurable via 2 pins (XINT/MOT, MODE). The connected processor family (bus control signals such as XWR, XRD, or R\_W and the data format) is specified with the XINT/MOT pin. Synchronous or asynchronous bus timing is specified with the MODE pin.

SERMODE	XINT/MOT	MODE	Processor Interface Mode
0	0	1	Synchronous Intel mode
0	0	0	Asynchronous Intel mode
0	1	0	Asynchronous Motorola mode
0	1	1	Synchronous Motorola mode

Figure 8-1: Configuration of the parallel Processor Interface Modes

Examples of various Intel system configurations are given in subsequent sections. The internal address latch and the integrated decoder must be used in the synchronous Intel mode. One figure shows the minimum configuration of a system with the VPC3+S, where the chip is connected to an EPROM version of the controller. Only a clock generator is necessary as an additional device in this configuration. If a controller is to be used without an integrated program memory, the addresses must be latched for the external memory.



#### Notes:

If the VPC3+S is connected to an 80286 or similar processor, it must be taken into consideration that the processor carries out word accesses. That is, either a 'swapper' is necessary that switches the characters out of the VPC3+S at the correct byte position of the 16-bit data bus during reading or the least significant address bit is not connected and the 80286 must read word accesses and evaluate only the lower byte.

Name	Input/ Output	Туре	Comments
DB(70)	I/O	Tristate	High-resistance during RESET
AB(100)	I		AB(10) has a pull down resistor.
MODE	I		Configuration: syn/async interface
XWR/E_CLOCK AB11	I		Intel: Write Sync. Motorola: E-Clk AB11 (Asynchronous Motorola Mode)
XRD/R_W	I		Intel: Read Motorola: Read/Write
XCS AB11	I		Chip Select AB11 (Synchronous Intel Mode)
ALE/AS	I		Intel/Motorola: Address Latch Enable
AB11			AB11 (Async. Intel / Sync. Motorola Mode)
DIVIDER	I		Scaling factor 2/4 for CLKOUT 2/4
X/INT	0	Push/Pull	Polarity programmable
XRDY/XDTACK	0	Push/Pull *	Intel/Motorola: Ready-Signal
CLK	I		48 MHz
XINT/MOT	I		Setting: Intel/Motorola
CLKOUT2/4	0	Push/Pull	24/12 MHz
RESET	I	Schmitt-Trigger	Minimum of 4 clock cycles

#### Figure 8-2: Microprocessor Bus Signals

\* Due to compatibility reasons to existing competitive chips the XRDY/XDTACK output of the VPC3+S has push/pull characteristic (no tristate!).

## Synchronous Intel Mode

In this mode Intel CPUs like 80C51/52/32 and compatible processor series from several manufacturers can be used.

- Synchronous bus timing without evaluation of the XREADY signal
- 8-bit multiplexed bus: ADB7..0
- The lower address bits AB7..0 are stored with the ALE signal in an internal address latch.
- The internal CS decoder is activated. VPC3+S generates its own CS signal from the address lines AB10..3. The VPC3+S selects the relevant address window from the AB2..0 signals.
- A11 from the microcontroller must be connected to XCS (pin BGA\_C1/QFP\_3) in 4K Byte mode as this is the additional address bus signal in this mode. In 2K Byte mode this pin is not used and should be pulled to VDD.

#### Asynchronous Intel Mode

In this mode various 16-/8-bit microcontroller series like Intel's x86, Siemens 80C16x or compatible series from other manufacturers can be used.

- Asynchronous bus timing with evaluation of the XREADY signal
- 8-bit non-multiplexed bus: DB7..0, AB10..0 (AB11..0 in 4K Byte mode)

- The internal VPC3+S address decoder is disabled, the XCS input is used instead.
- External address decoding is always necessary.
- External chip select logic is necessary if not present in the microcontroller
- A11 from the microcontroller must be connected to ALE/AS (pin BGA\_C5/QFP\_35) in 4K Byte mode as this is the additional address bus signal in this mode. In 2K Byte mode this pin is not used and should be pulled to GND.

## Asynchronous Motorola Mode

Motorola microcontrollers like the HC16 and HC916 can be used in this mode. When using HC11 types with a multiplexed bus the address signals AB7..0 must be generated from the DB7..0 signals externally.

- Asynchronous bus timing with evaluation of the XREADY signal
- 8-bit non-multiplexed bus: DB7..0, (AB11..0 in 4K Byte mode)
- The internal VPC3+S address decoder is disabled, the XCS input is used instead.
- Chip select logic is available and programmable in all microcontrollers mentioned above.
- AB11 must be connected to XWR/E\_CLOCK (pin BGA\_D5/QFP\_32) in 4K Byte mode as this is the additional address bus signal in this mode. In 2K Byte mode this pin is not used and should be pulled to GND.

## Synchronous Motorola Mode

Motorola microcontrollers like the HC11 types K, N, M, F1 or the HC16- and HC916 types with programmable E\_Clock timing can be used in this mode. When using HC11 types with a multiplexed bus the address signals AB7..0 must be generated from the DB7..0 signals externally.

- Synchronous bus timing without evaluation of the XREADY signal
- 8-bit non-multiplexed bus: DB7..0, AB10..0 (AB11..0 in 4K Byte mode)
- The internal VPC3+S address decoder is disabled, the XCS input is used instead.
- For microcontrollers with chip select logic (K, F1, HC16 and HC916), the chip select signals are programmable regarding address range, priority, polarity and window width in the write cycle or read cycle.
- For microcontrollers without chip select logic (N and M) and others, an external chip select logic is required. This means additional hardware and a fixed assignment.
- If the CPU is clocked by the VPC3+S, the output clock pulse (CLKOUT 2/4) must be 4 times larger than the E\_Clock. That is, a clock pulse signal must be present at the CLK input that is at least 10 times larger than the desired system clock pulse (E\_Clock). The Divider-Pin must be connected to '0' (divider 4). This results in an E\_Clock of 3 MHz.
- AB11 must be connected to ALE/AS (pin BGA\_C5/QFP\_35) in 4K Byte mode as this is the additional address bus signal in this mode. In 2K Byte mode this pin is not used and should be pulled to GND.

### 8.1.3 SPI Interface Mode

The VPC3+S is designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today's popular microcontroller families. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed to match the SPI protocol.

The SPI mode allows a duplex, synchronous, serial communication between the CPU and peripheral devices. The CPU is always master while the VPC3+S is always slave in this configuration.

Four associated SPI port pins are dedicated to the SPI function as:

- Slave-Select (SPI\_XSS)
- Serial Clock (SPI\_SCK)
- Master-Out-Slave-In (SPI\_MOSI)
- Master-In-Slave-Out (SPI\_MISO)

The clock phase control bit (SPI\_CPHA) and the clock polarity control bit (SPI\_CPOL) select one of four possible clock formats to be used by the SPI system. The CPOL bit simply selects a non-inverted or inverted clock. The CPHA bit is used to accommodate two fundamentally different protocols by sampling data on odd numbered SCK edges (SPI\_CPHA='0') or on even numbered SCK edges (SPI\_CPHA='1').

The main element of the SPI system is the SPI Data Register. The 8-bit data register in the master and the 8-bit data register in the slave are linked by the MOSI and MISO pins to form a distributed 16-bit register. When a data transfer operation is performed, this 16-bit register is serially shifted eight bit positions by the SCK clock from the master, so data is exchanged between the master and the slave.




Figure 8-3: SPI Master-Slave-Transfer (Block Diagram)

Data written to the master SPI Data Register becomes the output data for the slave, and data read from the master SPI Data Register after a transfer operation is the input data from the slave.

## **Transmission Formats**


During an SPI transmission, data is transmitted (shifted out serially) and received (shifted in serially) simultaneously. The serial clock (SCK) synchronizes shifting and sampling of the information on the two serial data lines. The slave select line allows selection of an individual slave SPI device, slave devices that are not selected do not interfere with SPI bus activities.

The **CPOL** clock polarity control bit specifies an active high or low clock and has no significant effect on the transmission format. The **CPHA** clock phase control bit selects one of two fundamentally different transmission formats. Clock phase and polarity should be identical for the master SPI device and the communicating slave device.

### **CPHA = 0** Transfer Format

The first edge on the SCK line is used to clock the first data bit of the slave into the master and the first data bit of the master into the slave. In some peripherals, the first bit of the slave's data is available at the slave's data out pin as soon as the slave is selected. In this format, the first SCK edge is issued a half cycle after SS has become low.

A half SCK cycle later, the second edge appears on the SCK line. When this second edge occurs, the value previously latched from the serial data input pin is shifted into the shift register.



After this second edge, the next bit of the SPI master data is transmitted out of the serial data output pin of the master to the serial input pin on the slave. This process continues for a total of 16 edges on the SCK line, with data being latched on odd numbered edges and shifted on even numbered edges.

Data reception is double buffered. Data is shifted serially into the SPI shift register during the transfer and is transferred to the parallel SPI Data Register after the last bit is shifted in.


#### **CPHA = 1** Transfer Format

Some peripherals require the first SCK edge before the first data bit becomes available at the data out pin, the second edge clocks data into the system. In this format, the first SCK edge is issued by setting the CPHA bit at the beginning of the 8-cycle transfer operation.

The first edge of SCK occurs immediately after the half SCK clock cycle synchronization delay. This first edge commands the slave to transfer its first data bit to the serial data input pin of the master.

A half SCK cycle later, the second edge appears on the SCK pin. This is the latching edge for both the master and slave.

When the third edge occurs, the value previously latched from the serial data input pin is shifted into the SPI shift register. After this edge, the next bit of the master data is coupled out of the serial data output pin of the master to the serial input pin on the slave.



This process continues for a total of 16 edges on the SCK line with data being latched on even numbered edges and shifting taking place on odd numbered edges.

Data reception is double buffered, data is serially shifted into the SPI shift register during the transfer and is transferred to the parallel SPI Data Register after the last bit is shifted in.

### **Principles of Operation**

The VPC3+S contains an 8-bit instruction register and a 16-bit address register. The device is accessed via the MOSI pin, with data being clocked in on the configured edge of SCK. The XSS pin must be held low for the entire operation.

The first byte received during a valid SPI transfer is interpreted as SPI instruction. Figure 8-6 lists the supported instruction bytes and formats for the device operation. All instructions, addresses, and data are transferred MSB first, LSB last.

Instruction Name	Instruction Format	Description
READ BYTE	0001 0011	Read a single data byte from selected address
READ ARRAY	0000 0011	Read several data bytes beginning at selected address (with auto-increment)
WRITE BYTE	0001 0010	Write a single data byte to selected address
WRITE ARRAY	0000 0010	Write several data bytes beginning at selected address (with auto-increment)

Figure 8-6: SPI Instruction Set



#### Note:

In SPI interface mode all internal addresses are interpreted in Intel format. Motorola format (byte swapping for certain addresses) is not supported in SPI mode.

#### **READ BYTE Sequence**

The device is selected by pulling XSS low. The 8-bit READ BYTE instruction is transmitted to the VPC3+S followed by the 16-bit address, with the four MSBs of the address being "don't care" bits (in case of 2 kB RAM mode the five MSBs of the address are "don't care").

After the correct READ BYTE instruction and address are sent, the data byte stored in the memory at the selected address is shifted out on the MISO pin. After additional 8 SCK pulses the complete data byte has sent and no more valid data bits are shifted out on the MISO pin. There is no auto-increment mechanism for this instruction. The read operation is terminated by raising the XSS pin (Figure 8-7).



#### Note:

When reading from the Control Parameter memory (address 0x000 to address 0x015) only the READ BYTE instruction may be used.

Otherwise an unintended read operation to the subsequent memory location will occur leading to an unpredictable behavior of the VPC3+S.




Figure 8-7: READ BYTE Sequence

### **READ ARRAY Sequence**

The device is selected by pulling XSS low. The 8-bit READ BYTE instruction is transmitted to the VPC3+S followed by the 16-bit address, with the four MSBs of the address being "don't care" bits (in case of 2 kB RAM mode the five MSBs of the address are "don't care").


After the correct READ ARRAY instruction and address are sent, the data byte stored in the memory at the selected address is shifted out on the MISO pin. After additional 8 SCK pulses the complete first data byte has been sent. The data byte stored in the memory at the next address can be read sequentially by continuing to provide clock pulses. The internal Address Pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached (0x7FF in case of 2 kB RAM mode or 0xFFF in 4 kB mode), the address counter rolls over to address 0x000 allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the XSS pin (Figure 8-8).



#### Note:

The SPI instruction READ ARRAY may <u>not</u> be used when reading from the Control Parameter memory (address 0x000 to address 0x015). Otherwise (due to the auto-increment mechanism of the READ ARRAY instruction) an unintended read operation to the subsequent memory location will occur leading to an unpredictable behavior of the VPC3+S.


# 8 Hardware Interface



#### **WRITE BYTE Sequence**

The VPC3+S is selected by pulling XSS low. The 8-bit WRITE BYTE instruction is transmitted to the device followed by the 16-bit address, with the four MSBs of the address being "don't care" bits (in case of 2 kB RAM mode the five MSBs of the address are "don't care").

After the correct WRITE BYTE instruction and address are sent, the data byte is shifted in on the MOSI pin. Once 8 SCK clock pulses are received the sampled data byte is written to the selected address. Providing more SCK clock pulses does not affect the VPC3+S. The write operation is terminated by raising the XSS pin.



#### Figure 8-9: WRITE BYTE Sequence

## WRITE ARRAY Sequence

The WRITE ARRAY sequence is similar to the WRITE BYTE sequence unless more than one data byte is transferred. After the reception of every data byte the internal destination address is auto-incremented by '1'. When the highest address is reached (0x7FF in case of 2 kB RAM mode or 0xFFF in 4 kB mode), the address counter rolls over to address 0x000 allowing the write cycle to be continued indefinitely. The write operation is terminated by raising the XSS pin.




Figure 8-10: WRITE ARRAY Sequence

## 8.1.4 I2C Interface Mode

The VPC3+S supports a bidirectional, 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, while a device receiving data is defined as a receiver. The bus has to be controlled by a master device which generates the Serial Clock (SCK), controls the bus access and generates the Start and Stop conditions, while the VPC3+S works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated.

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCK line is LOW (Figure 8-11). One clock pulse is generated for each data bit transferred.

# 8 Hardware Interface




Figure 8-11: Bit Transfer on the I2C bus

All transactions begin with a START (S) and can be terminated by a STOP (P) condition. A HIGH to LOW transition on the SDA line while SCK is HIGH defines a START condition. A LOW to HIGH transition on the SDA line while SCK is HIGH defines a STOP condition.




Figure 8-12: START and STOP condition

START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.

Every byte sent on the SDA line must be 8 bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first.




Figure 8-13: Data Transfer on the I2C Bus

Each receiving device, when addressed, is obliged to generate an Acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit. The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by not generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (VPC3+S) will leave the data line high to enable the master to generate the Stop condition.

A control byte is the first byte received following the Start condition from the master device (Figure 8-14). The control byte consists of a seven-bit Slave Address SA[6:0] to select which device is accessed. The Slave Address bits in the control byte must correspond to the logic levels on the I2C\_SA[6:0] pins for the VPC3+S to respond.




Figure 8-14: Control Byte Format

The last bit of the control byte defines the operation to be performed. When set to a '1', a read operation is selected. When set to a '0', a write operation is selected.

The next two bytes received define the address of the first data byte (Figure 8-15). In case of the 4 kB RAM mode is selected only A11 to A0 are used, the upper four address bits are "don't care" bits (in case of 2 kB RAM mode the upper five address bits are "don't care").

The upper address bits (MSB) are transferred first, followed by the Less Significant bits (LSB). Following the Start condition, the VPC3+S monitors the SDA line checking the control byte transmitted and, upon receiving appropriate Slave Address bits, the device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/W bit, the VPC3+S will select a read or write operation.




Figure 8-15: Address Sequence Bit Assignments

#### WRITE Sequence

Following the START condition from the master, Slave Address (6 bits) and the R/W bit (which is a logic low) are clocked onto the bus by the master transmitter. This indicates to the addressed slave receiver that the address high byte will follow once it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the high-order byte of the address and will be written into the Address Pointer of the VPC3+S. The next byte is the Least Significant Address Byte. After receiving another Acknowledge signal from the VPC3+S, the master device will transmit the data byte to be written into the addressed memory location. The VPC3+S acknowledges again and the master either generates a STOP condition or transfers more data bytes to the VPC3+S. Upon receipt of each data byte, the VPC3+S generates an Acknowledge signal and the internal Address Pointer is incremented by '1'. When the highest address is reached (0x7FF in case of 2 kB RAM mode or 0xFFF in 4 kB mode), the address counter rolls over to address 0x000 allowing the write sequence to be continued indefinitely. The write operation is terminated by receiving a STOP condition from the master.




Figure 8-16: I2C WRITE Sequence

## **READ Operations**

Read operations are initiated in the same way as write operations, with the exception that the R/W bit of the control byte is set to '1'. There are three basic types of read operations: current address read, random read and sequential read.

## **Current Address READ Operation**

The VPC3+S contains an address counter that maintains the address of the last byte accessed, internally incremented by '1'. Therefore, if the previous read access was to address 'n' (n is any legal address), the next current address read operation would access data from address n + 1.

Upon receipt of the control byte with R/W bit set to '1', the VPC3+S issues an acknowledge and transmits the 8-bit data byte. The master will not acknowledge the transfer, but does generate a STOP condition and the VPC3+S discontinues transmission.




Figure 8-17: I2C Current Address READ Operation

## Random READ Operation

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, the byte address must first be set. This is accomplished by sending the byte address to the VPC3+S as part of a write operation (R/W bit set to '0'). Once the byte address is sent, the master generates a START condition following the acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. The master issues the control byte again, but with the R/W bit set to a '1'. The VPC3+S will then issue an acknowledge and transmit the 8-bit data byte. The master will not acknowledge the transfer, but does generate a Stop condition which causes the VPC3+S to discontinue transmission (Figure 8-17). After a random Read command, the internal address counter will point to the address location following the one that was just read.




Figure 8-18: I2C Random READ Operation

## Sequential READ Operation

Sequential reads are initiated in the same way as a random read, except that once the VPC3+S transmits the first data byte, the master issues an acknowledge as opposed to the Stop condition used in a random read. This acknowledge directs the VPC3+S to transmit the next sequentially addressed data byte (Figure 8-19). Following the final byte transmitted to the master, the master will NOT generate an acknowledge, but will generate a STOP condition. To provide sequential reads, the VPC3+S contains an internal Address Pointer which is incremented by '1' upon completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation. The internal

Address Pointer will automatically roll over from address 0xFFF (0x7FF in 2 kB mode) to address 0x000 if the master acknowledges the byte received from address 0xFFF (0x7FF).





Figure 8-19: I2C Sequential READ Operation



## 8.1.5 Application Examples (Principles)

Figure 8-21: 80C32 System with External Memory

# 8 Hardware Interface




Figure 8-22: 80286 System (X86 Mode)

## 8.1.6 Application with 80C32 (2K Byte RAM Mode)





Figure 8-23: 80C32 Application in 2K Byte mode


The internal chipselect is activated when the address inputs AB[10..3] of the VPC3+S are set to '0'.

In the example above the start address of the VPC3+S is set to 1000H.





## **8 Hardware Interface**




## 8.1.7 Application with 80C32 (4K Byte RAM Mode)

\* TxD: tristate, external pull-up resistor required

Figure 8-25: 80C32 Application in 4K Byte mode

The internal chipselect is activated when the address inputs AB[10..3] of the VPC3+S are set to '0'.

In the example above the start address of the VPC3+S is set to 2000H.





## 8.1.8 Application with 80C165




Figure 8-27: 80C165 Application

## 8.2 Dual Port RAM Controller

The internal 4K Byte RAM of the VPC3+S is a single-port RAM. An integrated Dual-Port RAM controller, however, permits an almost simultaneous access of both ports (bus interface and microsequencer interface). When there is a simultaneous access of both ports, the bus interface has priority. This guarantees the shortest possible access time. If the VPC3+S is connected to a microcontroller with an asynchronous interface, the controller can evaluate the Ready signal.

## 8.3 UART

The transmitter converts the parallel data structure into a serial data flow. Signal Request-to-Send (RTS) is generated before the first character. The XCTS input is available for connecting a modem. After RTS active, the transmitter must hold back the first telegram character until the modem activates XCTS. XCTS is checked again after each character.

The receiver converts the serial data flow into the parallel data structure and scans the serial data flow with the four-fold transmission speed. Stop bit testing can be switched off for test purposes ('Dis\_Stop\_Control = 1' in Mode Register 0 or Set\_Prm telegram for DP). One requirement of the PROFIBUS protocol is that no rest states are permitted between the telegram characters. The VPC3+S transmitter ensures that this specification is maintained.

The synchronization of the receiver starts with the falling edge of the start bit. The start bit is checked again in the middle of the bit-time for low level. The data bits, the parity and the stop bit are also scanned in the middle of the bit-time. To compensate for the synchronization error, a repeater generates a  $\pm 25\%$  distortion of the stop bit at a four-fold scan rate. In this case the VPC3+ should be parameterized with 'Dis\_Start\_Control = 1' (in Mode Register 0 or Set\_Prm telegram for DP) in order to increase the permissible distortion of the stop bit.

## 8.4 ASIC Test

All output pins and I/O pins can be switched to the high-resistance state via the XTEST0 test pin. An additional XTEST1 input is provided to test the chip on automatic test devices (not in the target hardware environment!).

Pin	Name	Value	Function
D2 XTEST0	GND	All outputs high-resistance	
	VCC	Normal VPC3+ function	
E5 XTEST1	GND	Various test modes	
	VIESII	VCC	Normal VPC3+ function

Figure 8-28: Test Ports



### 9.1 Pin Assignment

The data transmission is performed in RS485 operating mode (i.e., physical RS485). The VPC3+S is connected via the following signals to the galvanically isolated interface drivers.

Signal Name	Input/Output	Function
RTS	Output	Request to send
TXD	Output	Sending data, tristate output, pull-up resistor required
RXD	Input	Receiving data

Figure 9-1: PROFIBUS Signals

The PROFIBUS interface is a 9-way, sub D, plug connector with the following pin assignment.

- Pin 1 Free
- Pin 2 Free
- Pin 3 B line (Receive data / transmission data plus)
- Pin 4 Request to send (RTS)
- Pin 5 Ground 5V (M5)
- Pin 6 Potential 5V (floating P5)
- Pin 7 Free
- Pin 8 A line (Receive data / transmission data negative)
- Pin 9 Free

The cable shield must be connected to the plug connector housing. The free pins are described as optional in IEC 61158-2.



#### CAUTION:

The pin names A and B on the plug connector refer to the signal names in the RS485 standard and not the pin names of driver ICs.

Keep the wires from driver to connector as short as possible.



#### Note:

TXD is tristate output and requires external pull-up resistor for correct operation with common line drivers.

### **9 PROFIBUS Interface**

### 9.2 Example for the RS485 Interface

To minimize the capacity of the bus lines the user should avoid additional capacities. The typical capacity of a bus station should be 15...25 pF.




Figure 9-2: Example for the RS485 Interface

### **10.1 Absolute Maximum Ratings**

Parameter	Symbol	Limits	Unit
DC supply voltage	VCC	-0.3 to 3.9	V
Input voltage	VI	-0.3 to 5.5	V
Output voltage	Vo	-0.3 to VCC +0.3	V
DC output current	Ιο	See Figure 10-4	mA
Storage temperature	T <sub>store</sub>	-40 to +150	°C

Figure 10-1: Absolute Maximum Ratings

### **10.2 Recommended Operating Conditions**

Parameter	Symbol	MIN	MAX	Unit
DC supply voltage	VCC	3.00	3.6	V
Static supply current	I <sub>cc</sub>		100 <sup>1)</sup>	μA
Circuit ground	GND	0	0	V
Input voltage	VI	0	5.50	V
Input voltage (HIGH level)	V <sub>IH</sub>	2.00	5.50	V
Input voltage (LOW level)	VIL	0	0.8	V
Output voltage	Vo	0	VCC	V
Ambient temperature	T <sub>A</sub>	-40	+85	°C

<sup>1)</sup>: Static I<sub>DD</sub> current is exclusively of input/output drive requirements and is measured with the clock stopped and all inputs tied to VCC or GND.

Figure 10-2: Recommended Operating Conditions

### **10.3 General DC Characteristics**

Parameter	Symbol	MIN	TYP	MAX	Unit
Input LOW current	IIL	-1		+1	μA
Input HIGH current	I <sub>IH</sub>	-1		+1	μA
Tri-state leakage current	l <sub>oz</sub>	-10		+10	μA
Current consumption (3.3V)	IA		30		mA
Input capacitance	C <sub>IN</sub>		5		рF
Output capacitance	Cout		5		рF
Bi-directional buffer capacitance	C <sub>BID</sub>		5		pF
Thermal Resist. (BGA48)	Θ <sub>JA</sub>		43.6		K/W
Thermal Resist. (QFP48)	Θ <sub>JA</sub>		72.2		K/W

Figure 10-3: General DC Characteristics

### **10.4 Ratings for the Output Drivers**

Signal	Direction	Driver Type	Driver Strength	Max. Cap. Load
DB 0-7	I/O	Tristate	8mA	50pF
RTS	0	Push/Pull	8mA	50pF
TXD	0	Tristate	8mA	50pF
INT	0	Push/Pull	8mA	50pF
XREADY/XDTACK SPI_MISO I2C_SDA	0 0 0	Push/Pull Push/Pull Tristate	8mA	50pF
XDATAEXCH	0	Push/Pull	8mA	50pF
CLKOUT	0	Push/Pull	8mA	50pF

Figure 10-4: Ratings for the Output Drivers

### **10.5 DC Electrical Characteristics**

Parameter	Symbol	MIN	TYP	MAX	Unit
DC supply voltage	VCC	3.00	3.30	3.60	V
Input voltage LOW level	VIL			0.8	V
Input voltage HIGH level	V <sub>IH</sub>	2.0			V
Output voltage LOW level	V <sub>OL</sub>			0.4	V
Output voltage HIGH level	V <sub>OH</sub>	2.4			V
Schmitt Trigger negative going threshold voltage	V <sub>T</sub> .	0.9	1.1		V
Schmitt Trigger positive going threshold voltage	V <sub>T+</sub>		1.6	1.9	V
Input LOW current	l <sub>IL</sub>	-1		+1	μA
Input HIGH current	I <sub>IH</sub>	-1		+1	μA
Tri-state leakage current	l <sub>oz</sub>	-10	±1	+10	μA
Output current LOW level, 8mA cell	IOL	+8			mA
Output current HIGH level, 8mA cell	I <sub>ОН</sub>	-8			mA

Figure 10-5: DC Specification of I/O Drivers for 3.3V Operation



#### Notes:

The VPC3+S is equipped with 5V tolerant inputs.

### **10.6 Timing Characteristics**

All signals beginning with 'X' are 'low active'. All timing values are based on the capacitive loads specified in the table above.

#### 10.6.1 System Bus Interface

#### Clock

Clock frequency is 48 MHz. Distortion of the clock signal is permissible up to a ratio of 30:70 at the threshold levels 0.9 V and 2.1 V.

Parameter	Symbol	MIN	MAX	Unit
Clock period	Т	20.83	20.83	
Clock high time	Т <sub>СН</sub>	6.25	14.6	ns
Clock low time	T <sub>CL</sub>	6.25	14.6	ns
Clock rise time	T <sub>CR</sub>		4	ns
Clock fall time	T <sub>CF</sub>		4	ns

Figure 10-6: Clock Timing



#### Note:

The VPC3+S is equipped with 5V tolerant inputs.

#### Interrupt:

After acknowledging an interrupt with EOI, the interrupt output of the VPC3+S is deactivated for at least 1 us or 1 ms depending on the bit EOI\_Time\_Base in Mode Register 0.

Parameter	MIN	MAX	Unit
Interrupt inactive time EOI_Timebase = '0'	1	1	μs
Interrupt inactive time EOI_Timebase = '1'	1	1	ms

Figure 10-7: End-of-Interrupt Timing

#### Reset:

VPC3+S requires a minimum reset phase of 100 ns at power-on.

#### 10.6.2 Timing in the Synchronous Intel Mode

In the synchronous Intel mode, the VPC3+S latches the least significant addresses with the falling edge of ALE. At the same time, the VPC3+S expects the most significant address bits on the address bus. An internal chipselect signal is generated from the most significant address bits. The request for an access to the VPC3+S is generated from the falling edge of the read signal (XRD) and from the rising edge of the write signal (XWR).






Figure 10-8: Synchronous Intel Mode, READ (XWR = 1)





No.	Parameter	MIN	MAX	Unit
1	ALE pulsewidth	10		ns
2	ALE $\downarrow$ to XRD $\downarrow$	20		ns
3	Address to ALE $\downarrow$ setuptime	10		ns
4	Address holdtime after ALE $\downarrow$	0		ns
5	XRD $\downarrow$ to data valid		83	ns
6	XRD pulsewidth	105		ns
7	XRD ↑ to ALE ↑	10		ns
8	address (AB70) holdtime after XRD/XWR ↑	0		ns
9	data holdtime after XRD ↑	3	12	ns
10	XRD / XWR cycletime	155		ns
11	ALE $\downarrow$ to XWR $\downarrow$	20		ns
12	XWR pulsewidth	83		ns
13	data setuptime to XWR ↑	10		ns
14	XWR ↑ to ALE ↑	10		ns
15	data holdtime after XWR ↑	0		ns

Figure 10-10: Timing, Synchronous Intel Mode

#### **10.6.3** Timing in the Asynchronous Intel Mode

In the asynchronous Intel mode, the VPC3+S acts like a memory with ready logic. The access time depends on the type of access. The request for an access to the VPC3+S is generated from the falling edge of the read signal (XRD) or the rising edge of the write signal (XWR).

The VPC3+S generates the Ready signal synchronously to the system clock. The Ready signal gets inactive when the read or the write signal is deactivated. The data bus is switched to Tristate with XRD = '1'.




Figure 10-11: Asynchronous Intel Mode, READ (XWR = 1)




Figure 10-12: Asynchronous	Intel Mode, WF	RITE (XRD = 1)

No.	Parameter	MIN	MAX	Unit
16	address-setuptime to XRD / XWR $\downarrow$	0		ns
17	XRD $\downarrow$ to data valid		83	ns
18	XRD pulsewidth	105		ns
19	XCS $\downarrow$ setuptime to XRD / XWR $\downarrow$	0		ns
20	XRD $\downarrow$ to XREADY $\downarrow$ (Normal-Ready)		125	ns
21	XRD $\downarrow$ to XREADY $\downarrow$ (Early-Ready)		104	ns
22	XRD / XWR cycletime	125		ns
23	address holdtime after XRD / XWR ↑	0		ns
24	data holdtime after XRD ↑	3	12	ns
25	read/write inactive time	10		ns
26	XCS holdtime after XRD / XWR ↑	0		ns
27	XREADY holdtime after XRD / XWR	3	15	ns
28	data setuptime to XWR ↑	10		ns
29	XWR pulsewidth	83		ns
30	data holdtime after XWR ↑	0		ns

Figure 10-13: Timing, Asynchronous Intel Mode

#### **10.6.4** Timing in the Synchronous Motorola Mode

If the CPU is clocked by the VPC3+S, the output clock pulse (CLKOUT 2/4) must be 4 times larger than the E\_Clock. That is, a clock pulse signal must be present at the CLK input that is at least 10 times larger than the desired system clock pulse (E\_Clock). The Divider-Pin must be connected to '0' (divider 4). This results in an E\_Clock of 3 MHz.

The request for a read access to the VPC3+S is derived from the rising edge of the E\_Clock (in addition: XCS = 0,  $R_W = 1$ ). The request for a write access is derived from the falling edge of the E\_Clock (in addition: XCS = 0,  $R_W = 0$ ).




Figure 10-14: Synchronous Motorola-Mode, READ (AS = 1)




Figure 10-15: Synchronous Motorola-Mode, WRITE (AS = 1)

No.	Parameter	MIN	MAX	Unit
31	E_Clock pulse width	136.7		ns
33	Address setuptime (A100) to E_Clock $\uparrow$	10		ns
37	Address holdtime after E_Clock $\downarrow$	0		ns
32	E_Clock ↑ to Data valid		83	ns
38	Data holdtime after E_Clock $\downarrow$	3	12	ns
35	R_W setuptime to E_Clock ↑	10		ns
39	R_W holdtime after E_Clock ↓	5		ns
36	XCS setuptime to E_Clock ↑	0		ns
40	XCS holdtime after E_Clock $\downarrow$	0		ns
41	Data setuptime to E_Clock $\downarrow$	10		ns
42	Data holdtime after E_Clock $\downarrow$	0		ns

Figure 10-16: Timing, Synchronous Motorola Mode

#### **10.6.5** Timing in the Asynchronous Motorola Mode

In the asynchronous Motorola mode, the VPC3+S acts like a memory with Ready logic, whereby the access times depend on the type of access.

The request for an access of the VPC3+S is generated from the falling edge of the AS signal (in addition: XCS = '0',  $R_W = '1'$ ). The request for a write access is generated from the rising edge of the AS signal (in addition: XCS = '0',  $R_W = '0'$ ).




Figure 10-17: Asynchronous Motorola Mode, READ (E\_CLOCK = 0)





Figure 10-18: Asynchronous Motorola Mode (WRITE)

No.	Parameter	MIN	MAX	Unit
43	address setuptime to AS $\downarrow$	0		ns
44	AS $\downarrow$ to data valid		83	ns
45	AS pulsewidth (read access)	115		ns
46	R_W ↓ setuptime to AS ↓	10		ns
47	XCS ↓ setuptime to AS ↓	5		ns
48	AS $\downarrow$ to XDTACK $\downarrow$ (Normal-Ready)		125	ns
49	AS $\downarrow$ to XDTACK $\downarrow$ (Early-Ready)		104	ns
50	last AS $\downarrow$ to XCS $\downarrow$	93		ns
51	AS cycletime	125		ns
52	address holdtime after AS $\uparrow$	0		ns
53	Data holdtime after AS ↑	3	12	ns
54	AS inactive time	10		ns
55	R_W holdtime after AS ↑	10		ns
56	XCS holdtime after AS ↑	0		ns
57	XDTACK holdtime after AS ↑	3	15	ns
58	Data setuptime to AS ↑	10		ns
59	AS pulsewidth (write access)	83		ns
60	Data holdtime after AS ↑	0		ns

Figure 10-19: Timing, Asynchronous Motorola Mode



#### 10.6.6 Timing in SPI Interface Mode







Figure 10-21: Timing Diagram SPI Interface Mode (CPHA='1')

Symbol	Parameter	MIN	MAX	Unit	
f <sub>SCK</sub>	Clock Frequency, SCK		6	MHz	
t LOW.SCK	Clock Pulse Width Low	83		ns	
t <sub>ніGH.SCK</sub>	Clock Pulse Width High	83		ns	
t <sub>s.xss</sub>	XSS Setup Time	83		ns	
t <sub>V.SO</sub>	Clock to Data Out Valid		76	ns	
t <sub>H.SO</sub>	Data Out Hold Time	21		ns	
t <sub>S.SI</sub>	Data In Set-up Time	10		ns	
t <sub>H.SI</sub>	Data In Hold Time	10		ns	
t <sub>DIS.SO</sub>	Output Disable Time		83	ns	
t <sub>HIGH.XSS</sub>	XSS Inactive (High) Time	83		ns	

Figure 10-22: Timing, SPI Interface Mode



### 10.6.7 Timing in I2C Interface Mode



Symbol	Parameter	MIN	MAX	Unit
f <sub>scк</sub>	Clock Frequency, SCK		6	MHz
t <sub>LOW</sub>	Clock Pulse Width Low	83		ns
t <sub>HIGH</sub>	Clock Pulse Width High	83		ns
t <sub>AA</sub>	Clock Low to Data Out Valid		76	ns
t <sub>H.STA</sub>	Start Condition Hold Time 21			
t s.sta	Start Condition Set-up Time	21		ns
t <sub>H.DAT</sub>	Data In Hold Time	10		ns
t s.dat	Data In Set-up Time	10		ns
t <sub>S.STO</sub>	Stop Condition Set-up Time	21		ns
t <sub>DH</sub>	Data Out Hold Time	21		ns

Figure 10-24: Timing, I2C Interface Mode

### **10.7 Package Specifications**

### 10.7.1 LFBGA48

BOTTOM VIEW





Figure 10-25: LFBGA48 Package Drawing


TOP VIEW



		Symbol	Common Dimensions	
Package :		LF BGA		
Body Size:	X	E	6.000	
	Y	D	8.000	
Ball Pitch :	X	eE eD	0.800	
Total Thickness :		A	1.400 MAX.	
Mold Thickness :		м	0.530 Ref.	
Substrate Thickness :		s	0.360 Ref.	
Ball Diameter :		0.450		
Stand Off :	A1	0.250~0.400		
Width :	ь	0.400~0.500		
Package Edge Tolerance :		aaa	0.150	
Mold Flatness :		ьрр	0.200	
Coplanarity:	ddd	0.150		
Ball Offset (Package) :	eee	0.150		
Ball Offset (Ball) :	fff	0.080		
Ball Count :	n	48		
Edge Ball Center to Center : X		E1	4.000	
Edge bail center to center .	D1	5.600		

Figure 10-26 : LFBGA48 Package Dimensions and Tolerances

### 10.7.2 LQFP48






Figure 10-27: LQFP48 Package Drawing

Symbol	Dimensions in mm		
	MIN	NOM	MAX
A			1.60
A <sub>1</sub>	0.05		0.15
A <sub>2</sub>	1.35	1.40	1.45
b	0.17	0.22	0.27
b <sub>1</sub>	0.17	0.20	0.23
с	0.09		0.20
С <sub>1</sub>	0.09		0.16
D		9.00 BSC	
D <sub>1</sub>		7.00 BSC	
E		9.00 BSC	
E <sub>1</sub>		7.00 BSC	
е		0.50 BSC	
L	0.45	0.60	0.75
L <sub>1</sub>	1.00 REF		
R <sub>1</sub>	0.08		
R <sub>2</sub>	0.08		0.20
S	0.20		
Θ	0°	3.5°	7°
Θ <sub>1</sub>	0°		
Θ2	12° TYP		
Θ <sub>3</sub>	12° TYP		

Figure 10-28 : LQFP48 Package Dimensions and Tolerances

### **10.8 Processing Instructions**

Generally, ESD protective measures must be maintained for all electronic components. The VPC3+S is a cracking-endangered component that must be handled properly.

Profichip products are tested and classified for moisture sensitivity according to the procedures outlined by JEDEC. The VPC3+S is classified as moisture sensitivity level (MSL) 3.



In order to minimize any potential risk caused by moisture trapped inside non-hermetic packages it is a general recommendation to perform a drying process before soldering.

### **10.9 Ordering Information**

Version / Part Number	Order Code	Package	Temperature Range	Notes
VPC3+S-BGA48	PALF2009	LFBGA48	Industrial (-40°C to +85°C)	
VPC3+S-QFP48	PALF2012	LQFP48	Industrial (-40°C to +85°C)	

# **Revision History**

Version	Date	Page	Remarks
V1.00	01.04.2009		First release
V1.01	10.08.2009	29	Description of GC_Int_Mode_Ext in Mode Register 3 corrected
		72-77	Some hints for configuration of PLL added
		96	Name of I2C clock changed from SCL to SCK
		111	Current consumption and thermal resistance added
V1.02	25.05.2010	92	SPI instruction "WRITE ARRAY" added to Figure 8-6
		95	Instruction coding in Figure 8-10 "WRITE ARRAY Sequence" corrected
V1.03	28.05.2010	122	Timing table for SPI interface mode corrected (MIN/MAX values swapped)
		123	Timing table for I2C interface mode corrected (MIN/MAX values swapped)
V1.04	10.10.2012	10-17	Pin assignment of LQFP48 package version added
		111	Thermal resistance of LQFP48 package added
		128-129	LQFP48 package drawing added
		130	Processing instructions revised and ordering information added
V1.05	18.02.2014	10-11	AB11 (pin 3) added to pinout figure and pin assignment table
		130	Part number added to ordering information
V1.06	18.07.2014	13-16	Notes regarding external pull-up on TXD added
		89, 90	Modification of signal names
		105-107,	Modification of figure 8-23, 8-24, 8-25, 8-26, 8-27, 9-2
		109,110	
V1.07	30.03.2015	109	Modification of pin description SUB-D connector

profichip GmbH Einsteinstrasse 6 91074 Herzogenaurach Germany

Phone : +49.9132.744-200 Fax: +49.9132.744-2164

www.profichip.com

